{"payload":{"header_redesign_enabled":false,"results":[{"id":"151257039","archived":true,"color":"#555555","followers":1,"has_funding_file":false,"hl_name":"EmreKumas/Cache_Simulator","hl_trunc_description":"This C project is a cache simulation of a CPU containing L1D, L1I and L2 caches. It takes an image of memory and a memory trace as input,…","language":"C","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":151257039,"name":"Cache_Simulator","owner_id":30385724,"owner_login":"EmreKumas","updated_at":"2018-10-02T13:15:41.915Z","has_issues":true}},"sponsorable":false,"topics":["cpu","trace","hit","cache-simulator","evictions","cache-simulation","memory-trace","memory-image"],"type":"Public archive","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":78,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AEmreKumas%252FCache_Simulator%2B%2Blanguage%253AC","metadata":null,"csrf_tokens":{"/EmreKumas/Cache_Simulator/star":{"post":"DKsRJDega_aCJFWPAg1_gvC-wqg4mB9y1ZLZxk_tQ7utV3Ed7E7ombiZ3WLYisBOlXCrwWtTQ8g4DKai27McfA"},"/EmreKumas/Cache_Simulator/unstar":{"post":"kunEXl18rLBUnDvYa82pxbvQ-ku3Mi3PACRIQphYJ2pnRV1RfRkX-8f9la2UoAHRfcbTXyUT71LFfSBEyTSK9g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"UbNt5jTilv6XFWDUKy4Df82lwy_FIs8F6dMwqIBL72Q1L8VwyxqRSvYz2uBAzYTwuctUBxVG2X6Y1vyZHUpO6g"}}},"title":"Repository search results"}