{"payload":{"header_redesign_enabled":false,"results":[{"id":"466168448","archived":false,"color":"#b2b7f8","followers":46,"has_funding_file":false,"hl_name":"AngeloJacobo/RISC-V","hl_trunc_description":"Design implementation of the RV32I Core in Verilog HDL with Zicsr extension","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":466168448,"name":"RISC-V","owner_id":87559347,"owner_login":"AngeloJacobo","updated_at":"2023-12-17T06:40:32.180Z","has_issues":true}},"sponsorable":false,"topics":["cpu","riscv","verilog","formal-verification","risc-v","rv32i","rv32","5-stage-pipeline"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":85,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAngeloJacobo%252FRISC-V%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/AngeloJacobo/RISC-V/star":{"post":"7tYNfBH_0yls6M9BtYn9VZ6Zs0rpxeeHn5QlJkOnCOvaFbk3YERjBq2cVLk9V9K66jofSCqaftbwnSrLxk9bDQ"},"/AngeloJacobo/RISC-V/unstar":{"post":"wNAsnBIjxahqhOmph-fWEHvLgeBRmrhPXajayVUFZmbFsJp0ON6GuShvxFPrMHhrsAjnQq49moPN4WYdsu98nQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"sd6Rx2q0RYLpJSh6QFpGhfCABSbCVsv7eT8-sfgj_0UoJRh108kXh_nI1LaIR3RDRdYByreQEnWp1L0dSdvQBg"}}},"title":"Repository search results"}