{"payload":{"header_redesign_enabled":false,"results":[{"id":"190896335","archived":false,"color":"#F05138","followers":116,"has_funding_file":false,"hl_name":"AUCOHL/Fault","hl_trunc_description":"A complete open-source design-for-testing (DFT) Solution","language":"Swift","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":190896335,"name":"Fault","owner_id":28559206,"owner_login":"AUCOHL","updated_at":"2024-03-26T12:44:03.145Z","has_issues":true}},"sponsorable":false,"topics":["testing","dft","eda","verilog","verilog-hdl","jtag","atpg","fault-simulation","vlsi-cad","scan-chains","stuck-at"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":1,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAUCOHL%252FFault%2B%2Blanguage%253ASwift","metadata":null,"csrf_tokens":{"/AUCOHL/Fault/star":{"post":"EvfgdEw_fsEj6p2A-kd7AMk7tX8MY9gv5NHFQPu7nbWQ_o55IKbSkxSyeO9EqvKYCy0tPQoL08w9yWggTIVfTQ"},"/AUCOHL/Fault/unstar":{"post":"1-avo83H0PZO1rv7H-NZ9K2XykNeebDuptsBBPcfRtbKNiLFWGIQOyf5CUJgwKGUdNWi4mZ_VzNfJFgSnBJPPg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"M7z_A3k-7ONKoM1PJpaLbtyJhldbIk5IJnusbmV4j9CPCLk2aJlPDCPUWWpGew-TVs2B11yAZvWSPQCfHh5DNg"}}},"title":"Repository search results"}