{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":158920810,"defaultBranch":"master","name":"cpu11","ownerLogin":"1801BM1","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2018-11-24T09:23:28.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/34214850?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1686989869.868833","currentOid":""},"activityList":{"items":[{"before":"2f765b4f632b3d9ce43a556e5d36b53776963bea","after":"abe8b682a7de38f89865fcd4f57d9ba4d6d2256c","ref":"refs/heads/next","pushedAt":"2023-12-11T22:56:30.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm2: fix shadow PSW and PC update in halt mode\n\nWhen processor goes to halt mode the shadow PSW and PC\nregisters are held to keep the return vector to user mode.\nThe exception handler in halt mode can take a long time to\nbe executed (as example, handling the float point instruction\nemulation) and interrupts can be enabled in halt mode by\nresetting PSW[7] bit. This unlocks the update of shadow PSW\nand PC and these registers are saved on stack on interrupt\noccurrence in halt mode.\n\nOnce the PSW[7] bit changes its state from one to zero the\nshadow PSw and PC registers are not updated on this first\nPSW write. If there is the pending interrupt the non-updated\nvalued from shadow registers will be saved to stack, and there\nwill be incorrect return to the halt mode program.\n\nThe fix checks if the new PSW[7] and PSW[8] values enable\nthe shadow registers update and allows their update at once.\n\nReported-by: xolod79\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm2: fix shadow PSW and PC update in halt mode"}},{"before":"2f765b4f632b3d9ce43a556e5d36b53776963bea","after":"abe8b682a7de38f89865fcd4f57d9ba4d6d2256c","ref":"refs/heads/master","pushedAt":"2023-12-11T22:56:17.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm2: fix shadow PSW and PC update in halt mode\n\nWhen processor goes to halt mode the shadow PSW and PC\nregisters are held to keep the return vector to user mode.\nThe exception handler in halt mode can take a long time to\nbe executed (as example, handling the float point instruction\nemulation) and interrupts can be enabled in halt mode by\nresetting PSW[7] bit. This unlocks the update of shadow PSW\nand PC and these registers are saved on stack on interrupt\noccurrence in halt mode.\n\nOnce the PSW[7] bit changes its state from one to zero the\nshadow PSw and PC registers are not updated on this first\nPSW write. If there is the pending interrupt the non-updated\nvalued from shadow registers will be saved to stack, and there\nwill be incorrect return to the halt mode program.\n\nThe fix checks if the new PSW[7] and PSW[8] values enable\nthe shadow registers update and allows their update at once.\n\nReported-by: xolod79\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm2: fix shadow PSW and PC update in halt mode"}},{"before":"a9b70573b2edaca8c1f457636420d2ce250c7070","after":"2f765b4f632b3d9ce43a556e5d36b53776963bea","ref":"refs/heads/master","pushedAt":"2023-12-10T17:37:14.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm2: fix interrupt acknowledge timeout vector\n\nIf there is bus timeout happens in interrupt acknowledgement cycle\nthe exception in HALT mode on vector 274 should be risen.\n\nThe synchronous and Wishbone VM2 models tried to handle regular\nbus exception on vector 4 instead. This happened because of\nIAKO cycle flag was not held in the moment the interrupt matrix\nprocessed its inputs (on pli_ack strobe).\n\nIn addition to that the synchronous model saw multiple timeout\nabort signals and fell into the double bus timeout exception\nwith vector 174.\n\nThe original asynchronous VM2 model is not impacted by this bug.\nAll the VM1 models also were checked and found as not impacted ones.\n\nThis fix:\n\n  - holds the interrupt acknowledgement flag while timeout flags\n    is active to allow interrupt matrix recognize the special bus\n    timeout case\n\n  - eliminates the multiple timeout abort requests\n\nReported-by: xolod79\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm2: fix interrupt acknowledge timeout vector"}},{"before":"a9b70573b2edaca8c1f457636420d2ce250c7070","after":"2f765b4f632b3d9ce43a556e5d36b53776963bea","ref":"refs/heads/next","pushedAt":"2023-12-10T17:36:31.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm2: fix interrupt acknowledge timeout vector\n\nIf there is bus timeout happens in interrupt acknowledgement cycle\nthe exception in HALT mode on vector 274 should be risen.\n\nThe synchronous and Wishbone VM2 models tried to handle regular\nbus exception on vector 4 instead. This happened because of\nIAKO cycle flag was not held in the moment the interrupt matrix\nprocessed its inputs (on pli_ack strobe).\n\nIn addition to that the synchronous model saw multiple timeout\nabort signals and fell into the double bus timeout exception\nwith vector 174.\n\nThe original asynchronous VM2 model is not impacted by this bug.\nAll the VM1 models also were checked and found as not impacted ones.\n\nThis fix:\n\n  - holds the interrupt acknowledgement flag while timeout flags\n    is active to allow interrupt matrix recognize the special bus\n    timeout case\n\n  - eliminates the multiple timeout abort requests\n\nReported-by: xolod79\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm2: fix interrupt acknowledge timeout vector"}},{"before":"073613f57e17d3ef81734c72fd9a2e774858b589","after":"a9b70573b2edaca8c1f457636420d2ce250c7070","ref":"refs/heads/master","pushedAt":"2023-12-10T11:35:51.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"cpu: support simulation with Icarus Verilog\n\nIarus Verilog is an implementation of the Verilog hardware description\nlanguage compiler that generates netlists in the desired format (EDIF).\nIt upports the 1995, 2001 and 2005 versions of the Verilog standard,\nportions of SystemVerilog, and some extensions.\n\nThe configuration files and running scripts are added in synchronous\nmodels for simulation with Icarus Verilog.\n\nSigned-off-by: Yuriy Shestakov <yshestakov@gmail.com>","shortMessageHtmlLink":"cpu: support simulation with Icarus Verilog"}},{"before":"bb8d342e3d47742b0a4a193492a79f5ba138607d","after":"a9b70573b2edaca8c1f457636420d2ce250c7070","ref":"refs/heads/next","pushedAt":"2023-12-10T11:34:51.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"cpu: support simulation with Icarus Verilog\n\nIarus Verilog is an implementation of the Verilog hardware description\nlanguage compiler that generates netlists in the desired format (EDIF).\nIt upports the 1995, 2001 and 2005 versions of the Verilog standard,\nportions of SystemVerilog, and some extensions.\n\nThe configuration files and running scripts are added in synchronous\nmodels for simulation with Icarus Verilog.\n\nSigned-off-by: Yuriy Shestakov <yshestakov@gmail.com>","shortMessageHtmlLink":"cpu: support simulation with Icarus Verilog"}},{"before":"073613f57e17d3ef81734c72fd9a2e774858b589","after":"bb8d342e3d47742b0a4a193492a79f5ba138607d","ref":"refs/heads/next","pushedAt":"2023-11-13T20:56:19.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"cpu: replace back slashes with slashes in pathes\n\nFor the Linux compatibility all double back slashes\n\"\\\\\" are replaced with direct slashes \"/\".\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"cpu: replace back slashes with slashes in pathes"}},{"before":null,"after":"e93b1b470aa8e3fe2f3c0dba4485822d53d943c8","ref":"refs/heads/topic/eg4-project-tcl","pushedAt":"2023-06-17T08:17:49.868Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"yshestakov","name":"Yuriy","path":"/yshestakov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/165710?s=80&v=4"},"commit":{"message":"eg4: Added project_vm2.tcl to build vm2 bitstream\n\nSigned-off-by: Yuriy <yshestakov@gmail.com>","shortMessageHtmlLink":"eg4: Added project_vm2.tcl to build vm2 bitstream"}},{"before":"0a01af47eb9b3ec017eaab9f9971e4b1d704660f","after":"073613f57e17d3ef81734c72fd9a2e774858b589","ref":"refs/heads/master","pushedAt":"2023-06-16T08:28:55.429Z","pushType":"push","commitsCount":1,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: introduce synchronous model\n\nThe synchronous model is completed, and all latches are eliminated.\nThe model is still optimized neither for size nor for Fmax, and can\nbe used in FPGA though.\n\nThe model successfully passes factory tests for PDP-11/34 and some\nextra tests for MMU 22-bit mode and specific HALT-mode of 1801VM3:\n\n  - FKAAC0 - Basic Instructions test\n  - FKACA0 - EIS-Instruction test\n  - FKABD0 - Traps and Exceptions test\n  - FKTHB0 - Memory Management test, 18-bit (11/34)\n  - JKDAD0 - Memory Management test, 22-bit (F-11)\n  - HALTM  - specific 1801VM3 Halt Mode and prefetch test\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: introduce synchronous model"}},{"before":"3013aebda0619142f1b0c0ebaa47923f9dcd5317","after":"073613f57e17d3ef81734c72fd9a2e774858b589","ref":"refs/heads/next","pushedAt":"2023-06-16T08:28:39.633Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: introduce synchronous model\n\nThe synchronous model is completed, and all latches are eliminated.\nThe model is still optimized neither for size nor for Fmax, and can\nbe used in FPGA though.\n\nThe model successfully passes factory tests for PDP-11/34 and some\nextra tests for MMU 22-bit mode and specific HALT-mode of 1801VM3:\n\n  - FKAAC0 - Basic Instructions test\n  - FKACA0 - EIS-Instruction test\n  - FKABD0 - Traps and Exceptions test\n  - FKTHB0 - Memory Management test, 18-bit (11/34)\n  - JKDAD0 - Memory Management test, 22-bit (F-11)\n  - HALTM  - specific 1801VM3 Halt Mode and prefetch test\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: introduce synchronous model"}},{"before":"f8109aca7e32bac9f2c61d27c848feb0e504ec61","after":"3013aebda0619142f1b0c0ebaa47923f9dcd5317","ref":"refs/heads/next","pushedAt":"2023-06-15T20:24:48.493Z","pushType":"push","commitsCount":1,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 6\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 6"}},{"before":"001da1bdb0fbb9946581b244eed3685cdaec5cf0","after":"f8109aca7e32bac9f2c61d27c848feb0e504ec61","ref":"refs/heads/next","pushedAt":"2023-06-15T16:18:15.080Z","pushType":"push","commitsCount":1,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 5\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 5"}},{"before":"4a057784d22ff6c67060c4d4c05150aa502fec93","after":"001da1bdb0fbb9946581b244eed3685cdaec5cf0","ref":"refs/heads/next","pushedAt":"2023-06-15T14:49:57.715Z","pushType":"push","commitsCount":1,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 4\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 4"}},{"before":"ec7c51f04e3707084baf0b7baa999c8368ccd0ed","after":"4a057784d22ff6c67060c4d4c05150aa502fec93","ref":"refs/heads/next","pushedAt":"2023-06-15T09:33:48.300Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 3\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 3"}},{"before":"9ddd68d5e0266a4987e67a4c01eaef7bbdd0770f","after":"ec7c51f04e3707084baf0b7baa999c8368ccd0ed","ref":"refs/heads/next","pushedAt":"2023-06-15T09:06:38.880Z","pushType":"push","commitsCount":1,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 3\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 3"}},{"before":"a8a614be7f68120f8ba83dee18ee2c4ea86e29b1","after":"9ddd68d5e0266a4987e67a4c01eaef7bbdd0770f","ref":"refs/heads/next","pushedAt":"2023-06-13T20:09:33.561Z","pushType":"push","commitsCount":1,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 2\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 2"}},{"before":"223a1d40e2fb97f26765f558639188a966791dfc","after":"a8a614be7f68120f8ba83dee18ee2c4ea86e29b1","ref":"refs/heads/next","pushedAt":"2023-06-07T15:47:28.058Z","pushType":"push","commitsCount":1,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 1\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 1"}},{"before":"99b1d9de71d16f6e0338ad75a02329ad491fb4bb","after":"223a1d40e2fb97f26765f558639188a966791dfc","ref":"refs/heads/next","pushedAt":"2023-06-07T12:09:11.868Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 0\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 0"}},{"before":"ca29e1ecb27873fc0edfd622ec17b15202c8bcc7","after":"99b1d9de71d16f6e0338ad75a02329ad491fb4bb","ref":"refs/heads/next","pushedAt":"2023-06-05T12:01:43.332Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 0\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 0"}},{"before":"1f4f834449f48697855217bbb39b4438bfbe4e81","after":"ca29e1ecb27873fc0edfd622ec17b15202c8bcc7","ref":"refs/heads/next","pushedAt":"2023-06-05T08:54:24.226Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 0\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 0"}},{"before":"c896e1bd62b5dfaa2e8d08f38926084f44aa8a2c","after":"1f4f834449f48697855217bbb39b4438bfbe4e81","ref":"refs/heads/next","pushedAt":"2023-06-04T12:18:12.836Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 0\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 0"}},{"before":"e8ca51463c1eecffba39e1e8343eb1ee58d177b7","after":"c896e1bd62b5dfaa2e8d08f38926084f44aa8a2c","ref":"refs/heads/next","pushedAt":"2023-06-03T13:06:15.151Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 0\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 0"}},{"before":"14831b80255c77c26d52ea189eb902ef27464253","after":"e8ca51463c1eecffba39e1e8343eb1ee58d177b7","ref":"refs/heads/next","pushedAt":"2023-06-03T08:32:33.603Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 0\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 0"}},{"before":"f8ef1dc5cf860551cc236e0721aad7f790576376","after":"14831b80255c77c26d52ea189eb902ef27464253","ref":"refs/heads/next","pushedAt":"2023-06-02T08:36:33.375Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 1\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 1"}},{"before":"718e510a2a750c0fb967731e0cd47be508d95f1f","after":"f8ef1dc5cf860551cc236e0721aad7f790576376","ref":"refs/heads/next","pushedAt":"2023-06-01T19:18:38.344Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 1\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 1"}},{"before":"28c03dfda65f0cbe092ebb865276b8d27fe86b1f","after":"718e510a2a750c0fb967731e0cd47be508d95f1f","ref":"refs/heads/next","pushedAt":"2023-06-01T14:40:40.786Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 1\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 1"}},{"before":"0191f3345ce2921c2133337765a8551f5c108e57","after":"28c03dfda65f0cbe092ebb865276b8d27fe86b1f","ref":"refs/heads/next","pushedAt":"2023-06-01T10:50:09.592Z","pushType":"push","commitsCount":1,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 1\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 1"}},{"before":"84905b36b1f6e7bb6db6471bb1d2c0505224de46","after":"0191f3345ce2921c2133337765a8551f5c108e57","ref":"refs/heads/next","pushedAt":"2023-05-31T18:04:51.802Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 0\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 0"}},{"before":"138798013efa6b4611c1c593b4beae6a00facf5a","after":"84905b36b1f6e7bb6db6471bb1d2c0505224de46","ref":"refs/heads/next","pushedAt":"2023-05-31T08:49:43.516Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 0\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 0"}},{"before":"0a01af47eb9b3ec017eaab9f9971e4b1d704660f","after":"138798013efa6b4611c1c593b4beae6a00facf5a","ref":"refs/heads/next","pushedAt":"2023-05-30T19:01:11.310Z","pushType":"push","commitsCount":1,"pusher":{"login":"1801BM1","name":"Vslav","path":"/1801BM1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34214850?s=80&v=4"},"commit":{"message":"vm3: working commit 0\n\nSigned-off-by: 1801BM1 <1801BM1@gmail.com>","shortMessageHtmlLink":"vm3: working commit 0"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADx8foHwA","startCursor":null,"endCursor":null}},"title":"Activity · 1801BM1/cpu11"}