{"payload":{"header_redesign_enabled":false,"results":[{"id":"519140306","archived":false,"color":"#b2b7f8","followers":103,"has_funding_file":false,"hl_name":"open-fpga/core-template","hl_trunc_description":"A template for getting started with FPGA core development","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":519140306,"name":"core-template","owner_id":83246293,"owner_login":"open-fpga","updated_at":"2023-05-04T14:55:30.619Z","has_issues":false}},"sponsorable":false,"topics":["openfpga"],"type":"Public template","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":90,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aopen-fpga%252Fcore-template%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/open-fpga/core-template/star":{"post":"aqYCAF6A8cWl6DyuPbefHTLqzfp9ec-xF2D3DwaLYajxtClGDlK7Fd2vIC263BJRHjM6fFd2NkOqIjYqZ59h7Q"},"/open-fpga/core-template/unstar":{"post":"GZtDFCYPDRHh9D6DIdV6mNT4X2Y6-lYcXV3Q-z1EBSTqewiF1z84cN5WFEXH1z_gKy04SEzEndlC-n3-Jexizg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"2G5wGb2_ZHvzLCjDVe4_TtsiuOTz443Jt8aEmfDmlE25TKRaFswgyT12l0eMf0DXoSKGU5ON1QgXBTAL4nnIWA"}}},"title":"Repository search results"}