A verilog program that keeps count of the number of cars enter a parking lot and how many spots are free. Code made in Verilog for AMD FPGA XC7S50 boolean board
-
Updated
Jun 5, 2024 - Verilog
A verilog program that keeps count of the number of cars enter a parking lot and how many spots are free. Code made in Verilog for AMD FPGA XC7S50 boolean board
I am trying to develop my skills through daily practice and consistency.
Machine learning on FPGAs using HLS
HDL support for VS Code
A flexible and scalable development platform for modern FPGA projects.
HITSZ 2024 数字电路技术实验 FPGA Verilog 代码仓库
Build Customized FPGA Implementations for Vivado
HDLGen-ChatGPT, works in tandem with ChatGPT-3.5 chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testbenches, and AMD Vivado and Intel Quartus Electronic Design Automation (EDA) project
Add a description, image, and links to the vivado topic page so that developers can more easily learn about it.
To associate your repository with the vivado topic, visit your repo's landing page and select "manage topics."