iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter
-
Updated
Aug 11, 2017 - Verilog
iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter
MC145192 PLL synthesizer control library for Arduino
Self consistent model based filter design for 3-phase PLLs.
All digital lowpas delta-sigma modulator (+digital up-converter) tune to fmax = 9 MHz
Train your PLL skills on Rubik's cube with this groovy script
This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
Very minimalistic 20meter transceiver Digital Frequency Synthesizer with 0.96 or 1.3 inch 128x64 OLED Display for Ham-radio use
Modified version of Si5351_OLED_DFS for simple CW TX use or DC receiver.
<Pll/> React Programming Language Logo Component.
verilog modules
Digital Frequency Synthesizer with PIC16F88 and CD4046.
Programming Languages Lab - IITG'2020
Source and support for the UXFFront module revision-T (TX/RX) for the ICOM IC-900/IC-901 UX radio modules
8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
Add a description, image, and links to the pll topic page so that developers can more easily learn about it.
To associate your repository with the pll topic, visit your repo's landing page and select "manage topics."