{"payload":{"header_redesign_enabled":false,"results":[{"id":"354816211","archived":false,"color":"#adb2cb","followers":33,"has_funding_file":false,"hl_name":"sy2002/MiSTer2MEGA65","hl_trunc_description":"Framework to simplify porting MiSTer (and other) cores to the MEGA65","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":354816211,"name":"MiSTer2MEGA65","owner_id":6825267,"owner_login":"sy2002","updated_at":"2024-04-28T11:05:29.351Z","has_issues":true}},"sponsorable":false,"topics":["fpga","mister","qnice","mega65","mister-core","misterfpga"],"type":"Public template","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":82,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asy2002%252FMiSTer2MEGA65%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/sy2002/MiSTer2MEGA65/star":{"post":"yAFTz98tGkQNZh_ibd33OPI141rLOBbdpFrOxbx4Tea69I9d2H_pXkDGlCrkCWEafuNEdcEbesX-94Kl0uUjkw"},"/sy2002/MiSTer2MEGA65/unstar":{"post":"6L4p-JpjtT7DVyBI9W1JvLcbRc7RUn2wAOCICm2slnbY-k-oLKY7MzKzKvAqNITry5PbqQVJ4j1F97v8XUriMA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"bIp17eYKVWoQtaMXjcNyLSZp8M09JX5ZbxGStkq9TqwkUgBEBp15tDb0irolobMe4wWjp4r3IF5GQZ4p3LPpYQ"}}},"title":"Repository search results"}