{"payload":{"header_redesign_enabled":false,"results":[{"id":"512067848","archived":false,"color":"#b2b7f8","followers":51,"has_funding_file":false,"hl_name":"someone755/ddr3-controller","hl_trunc_description":"A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":512067848,"name":"ddr3-controller","owner_id":1409715,"owner_login":"someone755","updated_at":"2022-12-01T00:55:53.934Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","ddr3","memory-controller"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":54,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asomeone755%252Fddr3-controller%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/someone755/ddr3-controller/star":{"post":"DnDH0pRC0UKjfWGi5sf7BlArSjvph9m0bDsHyYbt8blLNBtU0wRQVRNSQwONbhR9ou6gtfKDV-h_ZkcTngmm9w"},"/someone755/ddr3-controller/unstar":{"post":"1KOGEqd_jLvY0FfrIq9twv04bdY7XmDMf8Hyl3mDq8uD9wjIADkl9L3jKsxw-U-ukx58WNHvMUbP0c8hGnCjqQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"cbYALH-AcSt_tDw_EABUzaBpPXAFtdXWHOscIsDGIjSDw8YLLLB-3_lO78VxcM1WBxJMs7Ro2ObRv3jzRDKKfA"}}},"title":"Repository search results"}