{"payload":{"header_redesign_enabled":false,"results":[{"id":"123612637","archived":false,"color":"#b2b7f8","followers":55,"has_funding_file":false,"hl_name":"revaldinho/cpc_ram_expansion","hl_trunc_description":"A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":123612637,"name":"cpc_ram_expansion","owner_id":19537257,"owner_login":"revaldinho","updated_at":"2022-12-01T21:09:43.185Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":75,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Arevaldinho%252Fcpc_ram_expansion%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/revaldinho/cpc_ram_expansion/star":{"post":"QOKRmuR2TGNtj1zm48NSmbDk1MeXzV59WPZ99BBEoJuwcJ8YzvmshNCOioQZgatGZHx-4Zjqr8Pb-og4sRjt5Q"},"/revaldinho/cpc_ram_expansion/unstar":{"post":"_PReI1fkvxAo32JP5zhzD_u6HuOUd5BwepnmJ-7KKepXPF1Hh9NaDPPtEmggYQUkg3xE6OhxEbjdYbDthUBHyQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"JjerXxcZGAFcMxYGhxxjlo4kZCKtIxM2lQ2KRPWkmk1I_j7FHTsTe328hDulxYkLnH5YlAfP0ro6bbxYN4L2mQ"}}},"title":"Repository search results"}