{"payload":{"header_redesign_enabled":false,"results":[{"id":"10136357","archived":false,"color":"#b2b7f8","followers":26,"has_funding_file":false,"hl_name":"qmn/riscv-invicta","hl_trunc_description":"A simple RISC-V core, described with Verilog","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":10136357,"name":"riscv-invicta","owner_id":1048881,"owner_login":"qmn","updated_at":"2013-06-01T21:47:07.000Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":93,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aqmn%252Friscv-invicta%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/qmn/riscv-invicta/star":{"post":"I40kOdzsjAR9frjcwwj6QKvC4snSYGNNsLcQmUp0JCrHpiu0sUAOoeu0BjWbbwTRfqxJ1uusIHo8kMHtqcRjIg"},"/qmn/riscv-invicta/unstar":{"post":"MJHbv9C4ROoVK0uBsvYhjaYxU4UH-NqnRgvK9hUsUXLt6w2EPag1AkZPHd2SS7TE21Wugx_7ApdL13Q2oLaceA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ZdPMsxBvvTOUgBEZQZ9Cl_R_JdnMhRQFXzRzLTLmTiAlmjdv5bbFQFqcGqQPdPWvEXD1iJvNGabFDC33ifGf-A"}}},"title":"Repository search results"}