New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Support of disaggregated memory and architectures #8585

Open

ohault opened this issue Apr 22, 2024 · 0 comments

ohault commented Apr 22, 2024

How disaggregated memory through high speed interconnect could be supported ?

One key requirement would be to be agnostic about CLX.

I can see it as an evolution of the current vCPU into a vSMP as a virtual NUMA system.

Any ideas ?

ohault changed the title ~~Support of disaggregated memory and architecture~~ Support of disaggregated memory and architectures

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment