{"payload":{"header_redesign_enabled":false,"results":[{"id":"687051051","archived":false,"color":"#427819","followers":7,"has_funding_file":false,"hl_name":"oscc-ip/sdram","hl_trunc_description":"An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …","language":"Makefile","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":687051051,"name":"sdram","owner_id":138838869,"owner_login":"oscc-ip","updated_at":"2024-06-12T04:16:39.658Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","sdram","axi4","tapeout"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":60,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aoscc-ip%252Fsdram%2B%2Blanguage%253AMakefile","metadata":null,"csrf_tokens":{"/oscc-ip/sdram/star":{"post":"uL7Q_I0pU21qSJo_iZLOfloRtNQpZgJCbDZCUYIUSKD_zLq8aroYIUveTfyujrOErQdoe215Hni2go6blp_3VA"},"/oscc-ip/sdram/unstar":{"post":"JccmUWme1JsuZqtYN8D1C2DQ1t_93AnfPPZu27L1HOpVUPEXiRFF5pDobxC8NoMk0IFKRgmkfrgFakK86-qmJw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"JtsS-UybJCvjXEMb5SB4iFQzz_i--jFC3Nf5jYtRA8FTkA99hb5Z3pLTBD1W2x2TBKR3XADIewfJotn-V2UVmQ"}}},"title":"Repository search results"}