{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"siliconcompiler","owner":"siliconcompiler","isFork":false,"description":"A modular build system for hardware","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":8,"issueCount":21,"starsCount":770,"forksCount":82,"license":"Apache License 2.0","participation":[74,51,95,86,79,58,102,78,40,55,106,84,51,101,93,102,29,81,52,45,58,56,58,35,15,14,35,25,76,18,18,16,28,25,3,85,9,29,75,29,39,13,20,23,44,52,25,74,120,45,33,62],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-27T00:08:45.625Z"}},{"type":"Public","name":"scgallery","owner":"siliconcompiler","isFork":false,"description":"SiliconCompiler Design Gallery","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-26T15:53:17.509Z"}},{"type":"Public","name":"lambdapdk","owner":"siliconcompiler","isFork":false,"description":"Library of open source Process Design Kits (PDKs)","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"SourcePawn","color":"#f69e1d"},"pullRequestCount":0,"issueCount":0,"starsCount":15,"forksCount":3,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-24T13:56:43.897Z"}},{"type":"Public","name":"lambdalib","owner":"siliconcompiler","isFork":false,"description":"Hardware abstraction library","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":10,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-19T18:41:38.294Z"}},{"type":"Public","name":"zerosoc","owner":"siliconcompiler","isFork":false,"description":"Demo SoC for SiliconCompiler.","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":5,"starsCount":49,"forksCount":7,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-22T17:27:45.029Z"}},{"type":"Public","name":"OpenROAD-flow-scripts","owner":"siliconcompiler","isFork":true,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":261,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T19:41:30.713Z"}},{"type":"Public","name":"sc-leflib","owner":"siliconcompiler","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Cython","color":"#fedf5b"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-13T15:04:46.201Z"}},{"type":"Public","name":"fossi-foundation.github.io","owner":"siliconcompiler","isFork":true,"description":"FOSSi Foundation Website","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":45,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-03-02T17:22:11.443Z"}},{"type":"Public","name":"Surelog","owner":"siliconcompiler","isFork":true,"description":"SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX ","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":64,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-11-07T20:04:38.157Z"}},{"type":"Public","name":"sc-education","owner":"siliconcompiler","isFork":false,"description":"Educational material","topicNames":[],"topicsNotShown":0,"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-07-14T14:19:58.676Z"}},{"type":"Public","name":"cva6","owner":"siliconcompiler","isFork":true,"description":"The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":629,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-07-10T20:40:33.296Z"}},{"type":"Public","name":"common_cells","owner":"siliconcompiler","isFork":true,"description":"Common SystemVerilog components","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":130,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-06-30T19:46:30.391Z"}},{"type":"Public","name":"caravel_wrapper_heartbeat_example","owner":"siliconcompiler","isFork":false,"description":"This repository is a clone of efabless' \"caravel_user_project\" template. It contains a netlist and GDS file produced by a SiliconCompiler build flow, in a format that allows the MPW pre-tapeout checks to be run on the design.","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-05-18T16:14:28.517Z"}},{"type":"Public","name":"sc-rfcs","owner":"siliconcompiler","isFork":false,"description":"RFCs for changes to SiliconCompiler","topicNames":[],"topicsNotShown":0,"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-10-29T19:21:18.354Z"}}],"repositoryCount":14,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"mirror","text":"Mirrors"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}