{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"tpp-pytorch-extension","owner":"libxsmm","isFork":false,"description":"Intel® Tensor Processing Primitives extension for Pytorch*","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":1,"starsCount":9,"forksCount":5,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-29T06:24:57.332Z"}},{"type":"Public","name":"libxsmm","owner":"libxsmm","isFork":false,"description":"Library for specialized dense and sparse matrix operations, and deep learning primitives.","allTopics":["machine-learning","vector","matrix","avx","sse","simd","matrix-multiplication","sparse","blas","avx2","amx","tensor","avx512","transpose","bfloat16","fortran","intel","jit","convolution"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":5,"issueCount":33,"starsCount":812,"forksCount":181,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-28T05:13:02.365Z"}},{"type":"Public","name":"parlooper","owner":"libxsmm","isFork":false,"description":"PArallelLOOPgEneratoR: Threaded Loops Code Generation Infrastructure targeting Tensor Contraction Applications such as GEMMs, Convolutions and Fused Deep Learning Primitives","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":15,"forksCount":5,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-09T05:08:50.947Z"}},{"type":"Public","name":"libxsmm-dnn","owner":"libxsmm","isFork":false,"description":"Reference implementation of Deep Neural Network primitives using LIBXSMM's Tensor Processing Primitives (TPP)","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":8,"forksCount":1,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[0,0,0,0,0,0,0,0,0,0,0,2,0,0,3,0,0,0,0,1,1,0,0,3,1,2,0,0,0,0,1,0,1,0,0,3,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-07T14:53:06.261Z"}},{"type":"Public archive","name":"fpga_ai_nic","owner":"libxsmm","isFork":false,"description":"An Intel FPGA AI NIC implementation that offloads All-Reduce in distributed training","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":4,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-08-27T02:36:47.797Z"}}],"repositoryCount":5,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}