{"payload":{"pageCount":4,"repositories":[{"type":"Public","name":"EF_PIN_MUX","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,13,2,0,0,0,0,0,0,6,2,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-10T13:28:13.026Z"}},{"type":"Public","name":"openlane2-step-unit-tests","owner":"efabless","isFork":false,"description":"Step-specific Unit Tests for OpenLane 2.0.0+","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":2,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-04T14:55:21.165Z"}},{"type":"Public template","name":"caravel_user_project","owner":"efabless","isFork":false,"description":"<a href=\"https://caravel-user-project.readthedocs.io\" rel=\"nofollow\">https://caravel-user-project.readthedocs.io</a>","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":33,"issueCount":81,"starsCount":171,"forksCount":324,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-04T03:37:21.340Z"}},{"type":"Public","name":"clear","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":12,"starsCount":33,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T17:00:06.418Z"}},{"type":"Public template","name":"caravel_user_project_analog","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":5,"issueCount":14,"starsCount":39,"forksCount":90,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T15:49:52.588Z"}},{"type":"Public","name":"caravel","owner":"efabless","isFork":false,"description":"Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.","allTopics":["magic","yosys","caravel","picorv32","openroad","vexriscv","openram","sky130"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":18,"issueCount":100,"starsCount":259,"forksCount":64,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T21:51:50.691Z"}},{"type":"Public","name":"caravel-lite","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":4,"issueCount":4,"starsCount":16,"forksCount":18,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T21:51:51.229Z"}},{"type":"Public","name":"EF_QSPI_XIP_CTRL","owner":"efabless","isFork":false,"description":"A QSPI XiP Flash Controller with a Direct Mapped Cache","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T13:28:55.952Z"}},{"type":"Public","name":"caravel_user_sram","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":7,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-29T14:21:54.587Z"}},{"type":"Public","name":"EF_SRAM_1024x32","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":2,"starsCount":3,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-01T09:49:32.987Z"}},{"type":"Public","name":"EF_TMR32","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-27T10:56:57.813Z"}},{"type":"Public","name":"skywater-pdk-libs-sky130_fd_sc_ls","owner":"efabless","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":4,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-27T01:28:51.498Z"}},{"type":"Public","name":"skywater-pdk-libs-sky130_fd_sc_ms","owner":"efabless","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":4,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-27T01:28:11.304Z"}},{"type":"Public","name":"skywater-pdk-libs-sky130_fd_sc_hs","owner":"efabless","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":4,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-27T01:27:41.616Z"}},{"type":"Public","name":"skywater-pdk-libs-sky130_fd_sc_hdll","owner":"efabless","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":4,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-27T01:27:07.738Z"}},{"type":"Public","name":"skywater-pdk-libs-sky130_fd_sc_hvl","owner":"efabless","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":4,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-27T01:26:33.252Z"}},{"type":"Public","name":"skywater-pdk-libs-sky130_fd_sc_hd","owner":"efabless","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":29,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-27T01:26:02.211Z"}},{"type":"Public","name":"EF_I2C","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-23T09:22:29.731Z"}},{"type":"Public","name":"EF_SPI","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":2,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-20T13:02:03.871Z"}},{"type":"Public","name":"EF_UART","owner":"efabless","isFork":false,"description":"Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":2,"starsCount":3,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-20T12:53:26.418Z"}},{"type":"Public","name":"EF_GPIO8","owner":"efabless","isFork":false,"description":"A generic 8-bit General Purpose I/O (GPIO) Peripheral","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":1,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-20T12:47:14.436Z"}},{"type":"Public","name":"skywater-pdk-libs-sky130_fd_io","owner":"efabless","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":14,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-17T01:15:59.644Z"}},{"type":"Public template","name":"mpc","owner":"efabless","isFork":false,"description":"Multi-Project Support for Caravel","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":2,"forksCount":3,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-16T13:07:51.550Z"}},{"type":"Public","name":"MS_QSPI_XIP_CACHE","owner":"efabless","isFork":true,"description":"AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":4,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-09T10:08:18.060Z"}},{"type":"Public","name":"EF_QSPI_FLASH_WRITER","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-08T12:17:06.284Z"}},{"type":"Public","name":"SW_SHA256","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-08T10:57:31.721Z"}},{"type":"Public","name":"SW_AES","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-08T09:21:57.890Z"}},{"type":"Public","name":"OL-DFFRAM","owner":"efabless","isFork":false,"description":"Pre-hardened DFFRAM macros using DFFRAM","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-07T18:04:45.108Z"}},{"type":"Public","name":"EF_PSRAM_CTRL_V2","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-08T11:03:12.663Z"}},{"type":"Public","name":"openlane2-ci-designs","owner":"efabless","isFork":false,"description":"Continuous Integration Designs for OpenLane 2.0.0 or higher","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T14:39:29.694Z"}}],"repositoryCount":98,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}