{"payload":{"pageCount":4,"repositories":[{"type":"Public","name":"chisel","owner":"chipsalliance","isFork":false,"description":"Chisel: A Modern Hardware Design Language","topicNames":["chip-generator","chisel","rtl","chisel3","firrtl","scala","verilog"],"topicsNotShown":0,"allTopics":["chip-generator","chisel","rtl","chisel3","firrtl","scala","verilog"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":126,"issueCount":289,"starsCount":3755,"forksCount":573,"license":"Apache License 2.0","participation":[7,8,15,6,12,7,4,7,8,2,23,9,14,16,8,10,9,11,9,6,15,11,5,3,11,7,13,19,8,10,1,2,7,11,26,28,5,7,13,23,16,7,5,7,4,6,15,7,7,11,1,7],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-23T11:05:39.424Z"}},{"type":"Public","name":"t1","owner":"chipsalliance","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":12,"issueCount":14,"starsCount":89,"forksCount":17,"license":"Apache License 2.0","participation":[4,4,5,13,15,8,10,5,8,75,28,15,29,9,23,14,7,8,6,2,3,6,13,10,29,56,28,20,39,41,20,33,7,8,39,29,21,3,19,41,23,29,39,8,21,37,9,20,11,21,32,17],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-23T10:27:57.192Z"}},{"type":"Public","name":"caliptra-sw","owner":"chipsalliance","isFork":false,"description":"Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Rust","color":"#dea584"},"pullRequestCount":46,"issueCount":61,"starsCount":47,"forksCount":34,"license":"Apache License 2.0","participation":[11,26,22,16,25,21,9,30,16,30,26,15,24,23,16,37,41,17,29,23,28,22,17,21,18,24,5,38,21,17,1,1,15,21,17,8,18,8,11,15,16,7,11,17,4,5,5,3,7,0,1,2],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-23T10:18:17.760Z"}},{"type":"Public","name":"sv-tests-results","owner":"chipsalliance","isFork":false,"description":"Output of the sv-tests runs.","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":1,"license":null,"participation":[8,7,4,0,8,7,7,9,11,8,7,7,6,7,6,7,7,4,7,7,8,7,7,7,7,7,7,7,7,7,7,7,8,7,8,7,8,1,3,5,7,6,6,8,6,7,6,7,7,7,5,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-23T02:53:00.634Z"}},{"type":"Public","name":"f4pga","owner":"chipsalliance","isFork":false,"description":"FOSS Flow For FPGA","topicNames":["documentation","sphinx","symbiflow"],"topicsNotShown":0,"allTopics":["documentation","sphinx","symbiflow"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":11,"issueCount":12,"starsCount":324,"forksCount":44,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-23T00:16:39.582Z"}},{"type":"Public","name":"rocket-chip","owner":"chipsalliance","isFork":false,"description":"Rocket Chip Generator","topicNames":["chisel","scala","rocket-chip","chip-generator","riscv","rtl"],"topicsNotShown":0,"allTopics":["chisel","scala","rocket-chip","chip-generator","riscv","rtl"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":57,"issueCount":218,"starsCount":3037,"forksCount":1074,"license":"Other","participation":[2,0,5,10,0,8,2,3,2,6,1,8,15,0,0,0,3,9,0,0,0,0,1,2,2,1,4,0,0,1,0,2,2,2,4,1,0,0,2,0,0,0,1,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-22T22:23:30.362Z"}},{"type":"Public","name":"caliptra-rtl","owner":"chipsalliance","isFork":false,"description":"HW Design Collateral for Caliptra RoT IP","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":7,"issueCount":41,"starsCount":55,"forksCount":29,"license":"Apache License 2.0","participation":[7,17,14,16,9,7,12,10,9,7,5,6,5,11,9,19,3,5,15,7,11,12,11,25,17,6,10,10,18,5,0,4,4,2,15,0,0,0,3,3,1,3,3,2,7,5,0,2,5,1,2,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-22T14:54:00.741Z"}},{"type":"Public","name":"chisel-interface","owner":"chipsalliance","isFork":false,"description":"The 'missing header' for Chisel","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":2,"issueCount":0,"starsCount":11,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,44,16],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-22T14:41:53.796Z"}},{"type":"Public","name":"verilator","owner":"chipsalliance","isFork":true,"description":"Verilator open-source SystemVerilog simulator and lint system","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":0,"starsCount":33,"forksCount":540,"license":"GNU Lesser General Public License v3.0","participation":[22,16,20,8,10,19,13,4,11,5,8,10,12,20,16,28,37,17,8,20,35,37,27,13,28,10,7,17,8,10,15,17,14,12,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-22T11:54:24.536Z"}},{"type":"Public","name":"firrtl-spec","owner":"chipsalliance","isFork":false,"description":"The specification for the FIRRTL language","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":17,"issueCount":24,"starsCount":35,"forksCount":26,"license":null,"participation":[1,1,5,1,0,2,1,3,2,5,1,0,0,0,1,0,1,3,0,0,0,0,0,21,18,6,1,5,3,1,0,0,0,3,2,1,2,24,6,4,5,0,3,2,2,1,3,2,2,0,0,3],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-22T04:47:29.121Z"}},{"type":"Public","name":"rocket-pcblib","owner":"chipsalliance","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Apache License 2.0","participation":[0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,1,0,0,0,0,0,0,1,3,1,2,2,0,0,0,2,1,0,0,4],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-21T14:54:31.715Z"}},{"type":"Public","name":"chips-alliance-website","owner":"chipsalliance","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"SCSS","color":"#c6538c"},"pullRequestCount":4,"issueCount":9,"starsCount":3,"forksCount":3,"license":"MIT License","participation":[4,2,0,0,5,3,0,14,7,0,0,0,0,1,0,0,6,0,9,0,4,3,0,1,4,2,3,0,0,0,0,1,0,0,0,0,2,1,0,1,2,2,5,2,1,0,1,0,1,1,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-21T01:29:11.903Z"}},{"type":"Public","name":"Caliptra","owner":"chipsalliance","isFork":false,"description":"Caliptra IP and firmware for integrated Root of Trust block","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":null,"pullRequestCount":3,"issueCount":9,"starsCount":102,"forksCount":26,"license":"Apache License 2.0","participation":[3,3,0,0,0,0,0,3,0,0,0,0,0,1,4,4,9,12,7,4,2,3,8,2,2,1,0,1,1,3,0,0,1,0,0,1,0,0,0,2,5,0,0,0,1,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-20T21:50:00.303Z"}},{"type":"Public","name":"tac","owner":"chipsalliance","isFork":false,"description":"CHIPS Alliance Technical Steering Committee","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":null,"pullRequestCount":1,"issueCount":12,"starsCount":5,"forksCount":21,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-20T20:17:00.913Z"}},{"type":"Public","name":"OmnixtendEndpoint","owner":"chipsalliance","isFork":false,"description":"Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.","topicNames":["asic","fpga","bluespec","coherence","tilelink","omnixtend"],"topicsNotShown":0,"allTopics":["asic","fpga","bluespec","coherence","tilelink","omnixtend"],"primaryLanguage":{"name":"Bluespec","color":"#12223c"},"pullRequestCount":0,"issueCount":0,"starsCount":13,"forksCount":4,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,1,0,0,0,0,3,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-20T20:15:31.476Z"}},{"type":"Public","name":"sv-tests","owner":"chipsalliance","isFork":false,"description":"Test suite designed to check compliance with the SystemVerilog standard.","topicNames":["rtl","verilog","systemverilog","hdl","compliance-testing","symbiflow"],"topicsNotShown":0,"allTopics":["rtl","verilog","systemverilog","hdl","compliance-testing","symbiflow"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":23,"issueCount":47,"starsCount":259,"forksCount":69,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-20T14:53:48.267Z"}},{"type":"Public","name":"firrtl-syntax","owner":"chipsalliance","isFork":false,"description":"TextMate-compatible description of FIRRTL syntax for use with GitHub's Linguist","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-20T14:41:52.352Z"}},{"type":"Public","name":"rocket-pcb","owner":"chipsalliance","isFork":false,"description":"PCB libraries and templates for rocket-chip based FPGA/ASIC designs ","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":4,"forksCount":2,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,7,7,0,0,0,0,2,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-19T15:27:20.017Z"}},{"type":"Public","name":"firrtl","owner":"chipsalliance","isFork":false,"description":"Flexible Intermediate Representation for RTL","topicNames":["compiler","hardware","representation","transformation","intermediate","firrtl"],"topicsNotShown":0,"allTopics":["compiler","hardware","representation","transformation","intermediate","firrtl"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":111,"issueCount":175,"starsCount":700,"forksCount":175,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-19T14:21:06.572Z"}},{"type":"Public","name":"Surelog","owner":"chipsalliance","isFork":false,"description":"SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX ","topicNames":["parser","linter","preprocessor","antlr","verilog","python-api","systemverilog","uvm","elaboration","vpi"],"topicsNotShown":4,"allTopics":["parser","linter","preprocessor","antlr","verilog","python-api","systemverilog","uvm","elaboration","vpi","antlr4-grammar","parser-ast","vpi-api","vpi-standard"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":48,"starsCount":332,"forksCount":66,"license":"Apache License 2.0","participation":[20,25,15,26,11,6,23,18,19,21,15,2,11,19,36,14,20,42,16,11,21,8,11,10,20,0,0,9,19,12,4,0,10,13,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,1,7,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-15T03:53:51.680Z"}},{"type":"Public","name":"UHDM","owner":"chipsalliance","isFork":false,"description":"Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX","topicNames":["vpi-api","serialization","listener","systemverilog","ieee-standard","vpi-interface"],"topicsNotShown":0,"allTopics":["vpi-api","serialization","listener","systemverilog","ieee-standard","vpi-interface"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":14,"starsCount":182,"forksCount":37,"license":"Apache License 2.0","participation":[13,13,12,23,6,2,13,10,9,12,2,2,6,10,18,5,10,24,4,10,4,2,6,7,4,0,0,4,20,6,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-15T02:41:08.451Z"}},{"type":"Public","name":"yosys-f4pga-plugins","owner":"chipsalliance","isFork":false,"description":"Plugins for Yosys developed as part of the F4PGA project.","topicNames":["toolchain","fpga","eda","xilinx","yosys","xilinx-fpga","yosys-plugin","f4pga"],"topicsNotShown":0,"allTopics":["toolchain","fpga","eda","xilinx","yosys","xilinx-fpga","yosys-plugin","f4pga"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":18,"issueCount":65,"starsCount":82,"forksCount":46,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-14T20:35:44.206Z"}},{"type":"Public","name":"Cores-VeeR-EL2","owner":"chipsalliance","isFork":false,"description":"VeeR EL2 Core","topicNames":["fpga","processor","riscv","rtl","risc-v","open-source-hardware","fusesoc","verilator","riscv32","western-digital"],"topicsNotShown":4,"allTopics":["fpga","processor","riscv","rtl","risc-v","open-source-hardware","fusesoc","verilator","riscv32","western-digital","axi4","ahb-lite","asic-design","el2"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":7,"issueCount":28,"starsCount":223,"forksCount":66,"license":"Apache License 2.0","participation":[1,5,0,11,26,18,0,0,0,0,0,1,4,17,8,20,19,28,29,10,0,0,0,5,1,7,13,20,7,5,3,0,4,0,0,0,0,0,0,0,0,0,0,1,0,2,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-14T13:52:15.278Z"}},{"type":"Public","name":"dromajo","owner":"chipsalliance","isFork":false,"description":"RISC-V RV64GC emulator designed for RTL co-simulation","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":2,"issueCount":19,"starsCount":201,"forksCount":59,"license":"Apache License 2.0","participation":[0,0,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,1,6,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-13T16:19:36.547Z"}},{"type":"Public","name":"verible","owner":"chipsalliance","isFork":false,"description":"Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server","topicNames":["productivity","analysis","style-linter","language-server-protocol","syntax-tree","lexer","yacc","systemverilog","hacktoberfest","lsp-server"],"topicsNotShown":7,"allTopics":["productivity","analysis","style-linter","language-server-protocol","syntax-tree","lexer","yacc","systemverilog","hacktoberfest","lsp-server","systemverilog-parser","systemverilog-developer","sv-lrm","verible","parser","formatter","linter"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":33,"issueCount":453,"starsCount":1220,"forksCount":191,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-12T12:33:26.183Z"}},{"type":"Public","name":"rocket-chip-fpga-shells","owner":"chipsalliance","isFork":false,"description":"Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":1,"issueCount":1,"starsCount":14,"forksCount":17,"license":"Apache License 2.0","participation":[0,0,0,2,0,0,0,0,0,5,0,0,3,0,0,0,0,2,2,0,1,1,0,0,0,0,0,0,0,3,0,0,1,0,0,0,0,0,0,0,0,2,0,0,0,0,0,1,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-08T17:40:44.575Z"}},{"type":"Public","name":"treadle","owner":"chipsalliance","isFork":false,"description":"Chisel/Firrtl execution engine","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":11,"issueCount":15,"starsCount":148,"forksCount":31,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-07T18:53:58.090Z"}},{"type":"Public","name":"caliptra-dpe","owner":"chipsalliance","isFork":false,"description":"High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Rust","color":"#dea584"},"pullRequestCount":4,"issueCount":8,"starsCount":14,"forksCount":19,"license":"Apache License 2.0","participation":[0,6,5,1,3,0,0,7,5,3,5,6,3,11,3,1,8,3,5,16,5,2,0,2,0,9,3,5,6,7,0,1,1,0,4,4,0,4,2,4,2,2,5,0,0,0,0,0,0,2,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-07T18:37:09.091Z"}},{"type":"Public","name":"synlig","owner":"chipsalliance","isFork":false,"description":"SystemVerilog support for Yosys","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":13,"issueCount":83,"starsCount":135,"forksCount":20,"license":"Apache License 2.0","participation":[11,29,38,18,8,1,0,2,0,0,3,1,4,8,16,21,41,32,43,11,9,14,11,0,2,0,3,3,1,7,2,4,0,2,2,1,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-06T11:23:37.517Z"}},{"type":"Public","name":"amba","owner":"chipsalliance","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-05T21:42:14.908Z"}}],"repositoryCount":97,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}