{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"VeeRwolf","owner":"chipsalliance","isFork":false,"description":"FuseSoC-based SoC for VeeR EH1 and EL2","topicNames":["tools","fusesoc","swerv","veer"],"topicsNotShown":0,"allTopics":["tools","fusesoc","swerv","veer"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":21,"starsCount":258,"forksCount":58,"license":null,"participation":[0,1,1,1,0,0,0,0,0,0,0,0,3,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,1,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-25T14:30:01.500Z"}},{"type":"Public","name":"synlig","owner":"chipsalliance","isFork":false,"description":"SystemVerilog support for Yosys","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":13,"issueCount":84,"starsCount":136,"forksCount":20,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-06T11:23:37.517Z"}},{"type":"Public","name":"rocket-pcb","owner":"chipsalliance","isFork":false,"description":"PCB libraries and templates for rocket-chip based FPGA/ASIC designs ","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":4,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-19T15:27:20.017Z"}},{"type":"Public","name":"f4pga-examples","owner":"chipsalliance","isFork":false,"description":"Example designs showing different ways to use F4PGA toolchains.","topicNames":["fpga","verilog","litex","conda-packages","fpga-designs","vexriscv","symbiflow-toolchains","f4pga"],"topicsNotShown":0,"allTopics":["fpga","verilog","litex","conda-packages","fpga-designs","vexriscv","symbiflow-toolchains","f4pga"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":20,"issueCount":97,"starsCount":261,"forksCount":77,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-27T11:22:53.040Z"}},{"type":"Public","name":"aib-phy-hardware","owner":"chipsalliance","isFork":false,"description":"Advanced Interface Bus (AIB) die-to-die hardware open source","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":2,"starsCount":117,"forksCount":29,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-06T20:48:05.965Z"}},{"type":"Public","name":"yosys-f4pga-plugins","owner":"chipsalliance","isFork":false,"description":"Plugins for Yosys developed as part of the F4PGA project.","topicNames":["toolchain","fpga","eda","xilinx","yosys","xilinx-fpga","yosys-plugin","f4pga"],"topicsNotShown":0,"allTopics":["toolchain","fpga","eda","xilinx","yosys","xilinx-fpga","yosys-plugin","f4pga"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":18,"issueCount":65,"starsCount":82,"forksCount":46,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-14T20:35:44.206Z"}},{"type":"Public","name":"UHDM-integration-tests","owner":"chipsalliance","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":28,"issueCount":41,"starsCount":29,"forksCount":8,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-02T09:34:30.151Z"}},{"type":"Public","name":"f4pga-xc-fasm2bels","owner":"chipsalliance","isFork":false,"description":"Library to convert a FASM file into BELs importable into Vivado.","topicNames":["artix-7","symbiflow","tcl","verilog","vivado","fasm","bitstream"],"topicsNotShown":0,"allTopics":["artix-7","symbiflow","tcl","verilog","vivado","fasm","bitstream"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":2,"issueCount":10,"starsCount":8,"forksCount":12,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-25T08:07:17.859Z"}},{"type":"Public","name":"fpga-interchange-tests","owner":"chipsalliance","isFork":false,"description":"Repository to run extensive tests on the FPGA interchange format","topicNames":["f4pga"],"topicsNotShown":0,"allTopics":["f4pga"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":8,"issueCount":20,"starsCount":8,"forksCount":9,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-04-02T03:06:14.418Z"}},{"type":"Public","name":"caravel-swerv-el2","owner":"chipsalliance","isFork":true,"description":"Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":134,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-12-16T08:21:53.535Z"}}],"repositoryCount":10,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}