{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"Cores-VeeR-EL2","owner":"chipsalliance","isFork":false,"description":"VeeR EL2 Core","topicNames":["fpga","processor","riscv","rtl","risc-v","open-source-hardware","fusesoc","verilator","riscv32","western-digital"],"topicsNotShown":4,"allTopics":["fpga","processor","riscv","rtl","risc-v","open-source-hardware","fusesoc","verilator","riscv32","western-digital","axi4","ahb-lite","asic-design","el2"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":8,"issueCount":28,"starsCount":223,"forksCount":66,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-24T14:32:01.212Z"}},{"type":"Public","name":"sv-tests","owner":"chipsalliance","isFork":false,"description":"Test suite designed to check compliance with the SystemVerilog standard.","topicNames":["rtl","verilog","systemverilog","hdl","compliance-testing","symbiflow"],"topicsNotShown":0,"allTopics":["rtl","verilog","systemverilog","hdl","compliance-testing","symbiflow"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":23,"issueCount":47,"starsCount":259,"forksCount":69,"license":"ISC License","participation":[51,49,4,20,56,35,43,40,49,39,32,36,41,51,32,41,20,37,27,43,31,33,24,38,36,29,31,38,33,39,28,44,36,47,39,37,32,0,36,24,51,27,2,0,0,0,0,0,0,0,0,2],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-20T14:53:48.267Z"}},{"type":"Public","name":"caliptra-rtl","owner":"chipsalliance","isFork":false,"description":"HW Design Collateral for Caliptra RoT IP","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":7,"issueCount":42,"starsCount":55,"forksCount":29,"license":"Apache License 2.0","participation":[8,21,8,16,12,5,17,2,11,5,4,6,13,5,12,16,3,6,17,5,10,12,28,10,15,13,9,9,15,1,2,4,2,13,4,0,0,1,2,3,1,5,3,3,4,5,1,3,4,1,2,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-22T14:54:00.741Z"}},{"type":"Public","name":"aib-protocols","owner":"chipsalliance","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":2,"starsCount":21,"forksCount":6,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-20T10:50:35.085Z"}},{"type":"Public","name":"verible-formatter-action","owner":"chipsalliance","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":3,"starsCount":7,"forksCount":8,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-02T13:24:44.655Z"}},{"type":"Public","name":"uvm-verilator","owner":"chipsalliance","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":58,"forksCount":15,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-20T11:28:22.526Z"}},{"type":"Public","name":"Cores-VeeR-EH1","owner":"chipsalliance","isFork":false,"description":"VeeR EH1 core","topicNames":["processor","rtl","risc","open-source-hardware","fusesoc","verilator","riscv32","western-digital","axi4","ahb-lite"],"topicsNotShown":5,"allTopics":["processor","rtl","risc","open-source-hardware","fusesoc","verilator","riscv32","western-digital","axi4","ahb-lite","asic-design","veer","fpga","riscv","risc-v"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":3,"issueCount":14,"starsCount":777,"forksCount":206,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-29T19:16:55.794Z"}},{"type":"Public","name":"Cores-VeeR-EH2","owner":"chipsalliance","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":11,"starsCount":204,"forksCount":56,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-22T16:53:54.638Z"}}],"repositoryCount":8,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}