{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"veriloggen","owner":"PyHDI","isFork":false,"description":"Veriloggen: A Mixed-Paradigm Hardware Construction Framework","allTopics":["compiler","high-level-synthesis","hardware-construction-language","python","hardware","verilog-hdl","pyverilog"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":20,"starsCount":298,"forksCount":57,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-14T18:07:45.511Z"}},{"type":"Public","name":"Pyverilog","owner":"PyHDI","isFork":false,"description":"Python-based Hardware Design Processing Toolkit for Verilog HDL","allTopics":["parser","code-generator","compiler","python","hardware","verilog-hdl","dataflow-analyzer","control-flow-analyzer"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":5,"issueCount":66,"starsCount":581,"forksCount":166,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-07-31T19:32:55.756Z"}},{"type":"Public","name":"hardcheck","owner":"PyHDI","isFork":false,"description":"Automatic Hardware Design Translator for Checkpointing and Live Migration on FPGAs","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-02-07T15:14:04.571Z"}},{"type":"Public","name":"ipgen","owner":"PyHDI","isFork":false,"description":"IP-core package generator for AXI4/Avalon","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":1,"starsCount":19,"forksCount":7,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-11-25T03:54:10.088Z"}},{"type":"Public","name":"zynq-linux","owner":"PyHDI","isFork":false,"description":"How to configure Debian Linux environment for Xilinx Zynq. ","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":29,"forksCount":11,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-01-05T15:27:30.133Z"}},{"type":"Public","name":"PyCoRAM","owner":"PyHDI","isFork":false,"description":"Python-based Portable IP-core Synthesis Framework for FPGA-based Computing","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":2,"starsCount":48,"forksCount":8,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-11-21T09:03:54.212Z"}},{"type":"Public","name":"flipSyrup","owner":"PyHDI","isFork":false,"description":"Cycle-Accurate Hardware Simulation Framework on Abstract FPGA Platforms","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":4,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-03-07T13:46:12.698Z"}},{"type":"Public","name":"mulpy","owner":"PyHDI","isFork":false,"description":"MULPY: A Multi-Paradigm High-Level Hardware Design Framework in Python","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-02-17T15:03:06.805Z"}}],"repositoryCount":8,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}