{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"fpga_cores","owner":"OpenResearchInstitute","isFork":true,"description":"Useful FPGA Cores by Suoto","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":11,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-07T02:52:21.614Z"}},{"type":"Public","name":"dvb_fpga","owner":"OpenResearchInstitute","isFork":false,"description":"RTL implementation of components for DVB-S2 ","allTopics":["hacktoberfest","ldpc-codes","dvb-s2","bch-fec","fpga","vhdl"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":1,"issueCount":5,"starsCount":98,"forksCount":29,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-01T08:35:36.491Z"}},{"type":"Public","name":"ira","owner":"OpenResearchInstitute","isFork":true,"description":"SISO vector decoder for IRA-LDPC codes in VHDL","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":4,"license":"BSD Zero Clause License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-02-03T13:03:16.627Z"}}],"repositoryCount":3,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}