{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"NOCulator","owner":"CMU-SAFARI","isFork":false,"description":"NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, hierarchical ring, flattened butterfly) and routers (buffered, bufferless, Adaptive Flow Control, minBD, HiRD).","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C#","color":"#178600"},"pullRequestCount":0,"issueCount":1,"starsCount":19,"forksCount":11,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-02-06T18:48:00.306Z"}},{"type":"Public","name":"UHMEM","owner":"CMU-SAFARI","isFork":false,"description":"A cycle-accurate simulator that models a hybrid memory subsystem consisting of multiple memory technologies. Described in the CLUSTER 2017 paper by Li et al. (<a href=\"https://people.inf.ethz.ch/omutlu/pub/utility-based-hybrid-memory-management_cluster17.pdf\" rel=\"nofollow\">https://people.inf.ethz.ch/omutlu/pub/utility-based-hybrid-memory-management_cluster17.pdf</a>)","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C#","color":"#178600"},"pullRequestCount":0,"issueCount":2,"starsCount":5,"forksCount":4,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-05-09T14:19:56.061Z"}},{"type":"Public","name":"RamulatorSharp","owner":"CMU-SAFARI","isFork":false,"description":"RamulatorSharp is a fast and flexible memory subsystem simulator implemented in C# and it can easily run on Linux, OS X, and Windows. The simulator contains the implementation of the Low-Cost Inter-Linked Subarrays (HPCA 2016) and ChargeCache (HPCA 2016) in addition to other features present in the C++ version of Ramulator: <a href=\"https://users.ece.cmu.edu/~omutlu/pub/lisa-dram_hpca16.pdf\" rel=\"nofollow\">https://users.ece.cmu…</a>","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C#","color":"#178600"},"pullRequestCount":0,"issueCount":0,"starsCount":9,"forksCount":9,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-06-17T06:17:40.605Z"}},{"type":"Public","name":"ASMSim","owner":"CMU-SAFARI","isFork":false,"description":"This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend and memory scheduling policies like FRFCFS, ATLAS, TCM and slowdown estimation models, ASM and MISE. Based on the MICRO 2015 paper at <a href=\"https://users.ece.cmu.edu/~omutlu/pub/application-slowdown-model_micro15.pdf\" rel=\"nofollow\">https://users.ece.cmu.edu/~omutlu/pub/application-slowdown-model_micro15.pdf</a>","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C#","color":"#178600"},"pullRequestCount":0,"issueCount":0,"starsCount":13,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-02-12T01:13:26.693Z"}},{"type":"Public","name":"MemSchedSim","owner":"CMU-SAFARI","isFork":false,"description":"This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based out-of-order core frontend and models memory scheduling policies such as FRFCFS, ATLAS, TCM, BLISS. Based on the ICCD 2014 paper by Subramanian et al. at <a href=\"http://users.ece.cmu.edu/~omutlu/pub/bliss-memory-scheduler_iccd14.pdf\" rel=\"nofollow\">http://users.ece.cmu.edu/~omutlu/pub/bliss-memory-schedule…</a>","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C#","color":"#178600"},"pullRequestCount":0,"issueCount":1,"starsCount":10,"forksCount":5,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-01-18T07:27:31.857Z"}},{"type":"Public","name":"HWASim","owner":"CMU-SAFARI","isFork":false,"description":"HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler paper that appeared at ACM TACO 2016: <a href=\"https://users.ece.cmu.edu/~omutlu/pub/dash_deadline-aware-heterogeneous-memory-scheduler_taco16.pdf\" rel=\"nofollow\">https://users.ece.cmu.edu/~omutlu/pub/dash_deadline-aware-heterogeneous-memory-scheduler_taco16.pdf</a>","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C#","color":"#178600"},"pullRequestCount":0,"issueCount":3,"starsCount":16,"forksCount":3,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-01-11T10:14:35.656Z"}}],"repositoryCount":6,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}