{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":267223745,"defaultBranch":"master","name":"oneAPI-samples","ownerLogin":"oneapi-src","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2020-05-27T04:52:05.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/60144784?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1711548019.0","currentOid":""},"activityList":{"items":[{"before":"c15db8159ec7421048a087722b0119f603e9340d","after":"b6dc810524daeb9e1cf5bf7ea164457dae83dd1c","ref":"refs/heads/gh-pages","pushedAt":"2024-05-31T17:27:13.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"Fri May 31 17:27:12 UTC 2024\n\nSigned-off-by: GitHub Actions ","shortMessageHtmlLink":"Fri May 31 17:27:12 UTC 2024"}},{"before":"c700039f68ba4471cf54c435f07583ee845b6a33","after":"596f40688ad90bb21b52b22c8cf4985e2e63d42b","ref":"refs/heads/development","pushedAt":"2024-05-31T17:27:06.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jimmytwei","name":"Jimmy Wei","path":"/jimmytwei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/89485899?s=80&v=4"},"commit":{"message":"Updated oneAPI essential module, added multi-GPU programming (#2351)\n\n* Added Multi-GPU Programming training module\r\n\r\n* updated readme and notebooks","shortMessageHtmlLink":"Updated oneAPI essential module, added multi-GPU programming (#2351)"}},{"before":"ccd57a1ff0245bf7b09c2a0b84fa35bce9412d88","after":"4c619314bae20ae0731fab1e54924a19bc87e181","ref":"refs/heads/master","pushedAt":"2024-05-31T17:26:30.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jimmytwei","name":"Jimmy Wei","path":"/jimmytwei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/89485899?s=80&v=4"},"commit":{"message":"updated GPU Occupancy Calculator (#2353)","shortMessageHtmlLink":"updated GPU Occupancy Calculator (#2353)"}},{"before":"541cdb92ff9d6b1fb88a99cb475ccf0063cdd7f5","after":"c700039f68ba4471cf54c435f07583ee845b6a33","ref":"refs/heads/development","pushedAt":"2024-05-31T17:26:15.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jimmytwei","name":"Jimmy Wei","path":"/jimmytwei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/89485899?s=80&v=4"},"commit":{"message":"updated GPU Occupancy Calculator (#2352)","shortMessageHtmlLink":"updated GPU Occupancy Calculator (#2352)"}},{"before":"decabdfb8abff993d4e72a2b9311f42efc18a581","after":"541cdb92ff9d6b1fb88a99cb475ccf0063cdd7f5","ref":"refs/heads/development","pushedAt":"2024-05-31T13:15:15.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: Fix namespaces errors for math function calls (#2350)\n\nVersions of host_ptr and device_ptr that are in the sycl:: namespace are deprecated and should be replaced by sycl::ext::intel namespace.\r\nExplicitly specifying sycl:: is needed for some code samples.","shortMessageHtmlLink":"FPGA: Fix namespaces errors for math function calls (#2350)"}},{"before":"d9694a3fd3a615727150cce3a010f0df0614595f","after":"decabdfb8abff993d4e72a2b9311f42efc18a581","ref":"refs/heads/development","pushedAt":"2024-05-29T15:03:22.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jimmytwei","name":"Jimmy Wei","path":"/jimmytwei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/89485899?s=80&v=4"},"commit":{"message":"Remove '09_invariant_computations' examples directory (ONSAM-1922). (#2327)","shortMessageHtmlLink":"Remove '09_invariant_computations' examples directory (ONSAM-1922). (#…"}},{"before":"f3a8d5f6a088e280827b505b37611b635703625d","after":"d9694a3fd3a615727150cce3a010f0df0614595f","ref":"refs/heads/development","pushedAt":"2024-05-28T15:24:42.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jimmytwei","name":"Jimmy Wei","path":"/jimmytwei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/89485899?s=80&v=4"},"commit":{"message":"Tools/ApplicationDebugger update (#2347)\n\n* Tools/ApplicationDebugger: add -g flag explicitly for debug builds.\r\n\r\n* Tools/ApplicationDebugger: remove \"$\" before bash commands in README.\r\n\r\n* Tools/ApplicationDebugger: use ONEAPI_DEVICE_SELECTOR to choose the device.\r\n\r\n* Tools/ApplicationDebugger: update guided_matrix_mult_SLMSize.","shortMessageHtmlLink":"Tools/ApplicationDebugger update (#2347)"}},{"before":"8f9c38ffdb68c48a1ae8977c12b71c9837ff2303","after":"f3a8d5f6a088e280827b505b37611b635703625d","ref":"refs/heads/development","pushedAt":"2024-05-28T12:50:01.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: Update QoR numbers for the Convolution sample (#2348)\n\nUpdate readme with latest QoR numbers","shortMessageHtmlLink":"FPGA: Update QoR numbers for the Convolution sample (#2348)"}},{"before":"862170cce3e1106fcd1198ed7474ee707f8cb0f1","after":"8f9c38ffdb68c48a1ae8977c12b71c9837ff2303","ref":"refs/heads/development","pushedAt":"2024-05-28T07:28:09.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: Remove the ghdl option in the simulator compile options for the gzip design (#2346)\n\nThis ghdl option makes the simulator log all of the signals values.\r\nFor a large design such as gzip, this led to a large increase in run time.\r\nThis change removes such option on the gzip design.\r\nThe simulator flow still tests the generated RTL, but won't log all signals.","shortMessageHtmlLink":"FPGA: Remove the ghdl option in the simulator compile options for the…"}},{"before":"16d603408dd9058a57904612d564e1290b7e4252","after":"862170cce3e1106fcd1198ed7474ee707f8cb0f1","ref":"refs/heads/development","pushedAt":"2024-05-22T09:05:55.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: Update host_ptr and device_ptr to appropriate namespace (#2343)\n\nRaw host_prt and device_ptr are to be deprecated.\r\nTheir replacements are sycl::ext::intel::host_ptr and sycl::ext::intel::device_ptr.\r\nThis PR updates the code samples that relied on these constructs.","shortMessageHtmlLink":"FPGA: Update host_ptr and device_ptr to appropriate namespace (#2343)"}},{"before":"9efc8007cdfbc35f8a56740adbd0a0429517a820","after":"16d603408dd9058a57904612d564e1290b7e4252","ref":"refs/heads/development","pushedAt":"2024-05-22T08:49:16.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: Fix ambiguity of math function calls (#2342)\n\nUpstream LLVM removed the auto-included math.h, making some samples fail to compile without explicitly including math.h or using the sycl:: equivalent.","shortMessageHtmlLink":"FPGA: Fix ambiguity of math function calls (#2342)"}},{"before":"a3bede270af8c5483e9fbc034a1bb6a6807c596f","after":"9efc8007cdfbc35f8a56740adbd0a0429517a820","ref":"refs/heads/development","pushedAt":"2024-05-22T08:46:09.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: Tidy up Component Interfaces Comparison code sample (#2341)\n\n- improve comparibility across code versions\r\n- remove unnecessary ready signal from csr-pipes version\r\n- re-run clang-format","shortMessageHtmlLink":"FPGA: Tidy up Component Interfaces Comparison code sample (#2341)"}},{"before":"2305b8935314dcd5cb65175938f1fc4fecae68e3","after":"a3bede270af8c5483e9fbc034a1bb6a6807c596f","ref":"refs/heads/development","pushedAt":"2024-05-17T15:26:05.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: Remove DataBundle from convolution2d code sample, update gasket IP (#2310)\n\nSimplify convolution2d code sample by removing the proprietary DataBundle header and replace it with std::array for simplicity and portability.","shortMessageHtmlLink":"FPGA: Remove DataBundle from convolution2d code sample, update gasket…"}},{"before":"6b80ec52861b8948962cbde254ca5fe6b4167af1","after":"2305b8935314dcd5cb65175938f1fc4fecae68e3","ref":"refs/heads/development","pushedAt":"2024-05-17T07:48:50.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: fix zero_copy_data_transfers CMakelist.txt to add the appropriate -DIS_BSP flags (#2340)\n\nThis change fixes the CMakeLists.txt for zero_copy_data_transfer so that it adds the -DIS_BSP flag to the compile flags.","shortMessageHtmlLink":"FPGA: fix zero_copy_data_transfers CMakelist.txt to add the appropria…"}},{"before":"f9a63151c5a52b6cd4d05d184fb45b9dee9cf6ae","after":"6b80ec52861b8948962cbde254ca5fe6b4167af1","ref":"refs/heads/development","pushedAt":"2024-05-16T14:15:51.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: Reorder submit order for DB11 and DB12 to get more stable timing/Throughput numbers (#2339)\n\nTo minimize the variation on the timing, it is important to start the 'first' kernel of a chain of kernels last. This ensures that the timing doesn't start until that kernel is ready to go.\r\n\r\nFor DB12, there are 2 pipelines that are joined. If PRECISE_TIMING is defined, add a dummy start kernel that will trigger the two pipelines to start.","shortMessageHtmlLink":"FPGA: Reorder submit order for DB11 and DB12 to get more stable timin…"}},{"before":"ea936e0382070a515579ea1607e150c959762276","after":"f9a63151c5a52b6cd4d05d184fb45b9dee9cf6ae","ref":"refs/heads/development","pushedAt":"2024-05-15T14:29:45.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: update QRD README following design downscaling","shortMessageHtmlLink":"FPGA: update QRD README following design downscaling"}},{"before":"6a8d7a93941fc2975f5adb3eb9313afe40467629","after":"ea936e0382070a515579ea1607e150c959762276","ref":"refs/heads/development","pushedAt":"2024-05-14T12:53:19.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: Move all samples from the DE10 to the N6001 board (#2334)\n\nThis PR moves all the code samples HW references from the Terasic DE10 board to the N6001 board.","shortMessageHtmlLink":"FPGA: Move all samples from the DE10 to the N6001 board (#2334)"}},{"before":"5752fa8579762b6ee5545db5de51b6cb330a2d91","after":"6a8d7a93941fc2975f5adb3eb9313afe40467629","ref":"refs/heads/development","pushedAt":"2024-05-14T12:46:06.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: Unify the `crr` configuration across FPGA targets (#2335)\n\nModifies the CMakeLists for the CRR FPGA code sample so that we use the same unroll factors for all platforms and expose the option to modify these unroll factors to the users. The change also updates the readme to reflect these changes.","shortMessageHtmlLink":"FPGA: Unify the crr configuration across FPGA targets (#2335)"}},{"before":"c65d570a75eb3121f35be4c6efdb1c957b5d017f","after":"5752fa8579762b6ee5545db5de51b6cb330a2d91","ref":"refs/heads/development","pushedAt":"2024-05-10T14:11:31.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: Add print statement to mem_channel tutorial to avoid cmake warning (#2322)\n\nThis change adds a print statement of the DEVICE_FLAG so that a CMake \"unused variable\" warning is not emitted.","shortMessageHtmlLink":"FPGA: Add print statement to mem_channel tutorial to avoid cmake warn…"}},{"before":"977ecc066aecb112a8353bdcd4ff46f60633d071","after":"c65d570a75eb3121f35be4c6efdb1c957b5d017f","ref":"refs/heads/development","pushedAt":"2024-05-10T13:45:26.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: Correct the setting of DEVICE_FAMILY in use_library sample (#2333)\n\nUpdate incorrect FAMILY flag setting in use_library sample.","shortMessageHtmlLink":"FPGA: Correct the setting of DEVICE_FAMILY in use_library sample (#2333)"}},{"before":"b5d1fcea2144cb1cdcab1eef2e65b2520c4e471f","after":"977ecc066aecb112a8353bdcd4ff46f60633d071","ref":"refs/heads/development","pushedAt":"2024-05-10T13:03:18.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: Downscale the QRD sample (#2332)\n\nThe sample used to have a default size of 256x256 for both Stratix10 and Agilex devices.\r\nThis large size made the compiles very long for little benefit.\r\nIn addition, not all Agilex devices will fit such large QRDs.","shortMessageHtmlLink":"FPGA: Downscale the QRD sample (#2332)"}},{"before":"24eef2282b374f315f8996b83f098504bd7af0e6","after":"b5d1fcea2144cb1cdcab1eef2e65b2520c4e471f","ref":"refs/heads/development","pushedAt":"2024-05-10T12:25:33.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"yuguen-intel","name":null,"path":"/yuguen-intel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85988934?s=80&v=4"},"commit":{"message":"FPGA: Fix incorrect assignment in the `db` sample (#2329)\n\nThe state variable updates in MergeJoin and DuplicateMergeJoin involve a comparison of values taken from non-blocking pipe reads. These values need to be validated as coming from successful pipe reads before the state is updated.","shortMessageHtmlLink":"FPGA: Fix incorrect assignment in the db sample (#2329)"}},{"before":"3385824c40a294301b8e62713e8ef568118992e5","after":"24eef2282b374f315f8996b83f098504bd7af0e6","ref":"refs/heads/development","pushedAt":"2024-05-09T16:38:16.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jimmytwei","name":"Jimmy Wei","path":"/jimmytwei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/89485899?s=80&v=4"},"commit":{"message":"Update matrix_mul_omp.cpp with #pragma omp parallel (#2328)","shortMessageHtmlLink":"Update matrix_mul_omp.cpp with #pragma omp parallel (#2328)"}},{"before":"ee60662377e294ca4ea49fdd6d38f5a5c8049b60","after":"3385824c40a294301b8e62713e8ef568118992e5","ref":"refs/heads/development","pushedAt":"2024-05-08T15:13:39.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jimmytwei","name":"Jimmy Wei","path":"/jimmytwei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/89485899?s=80&v=4"},"commit":{"message":"updated modules with latest SYCLomatic migration (#2324)","shortMessageHtmlLink":"updated modules with latest SYCLomatic migration (#2324)"}},{"before":"c2e315829d5be0e1d05aeebbc22d5b56cd75e8d0","after":"ee60662377e294ca4ea49fdd6d38f5a5c8049b60","ref":"refs/heads/development","pushedAt":"2024-05-08T15:12:35.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jimmytwei","name":"Jimmy Wei","path":"/jimmytwei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/89485899?s=80&v=4"},"commit":{"message":"adding new migration sample - EigenValues (#2318)","shortMessageHtmlLink":"adding new migration sample - EigenValues (#2318)"}},{"before":"5b4a1925cf57484cad66a7605bb4284ea8c3cfff","after":"c2e315829d5be0e1d05aeebbc22d5b56cd75e8d0","ref":"refs/heads/development","pushedAt":"2024-05-06T21:26:11.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jimmytwei","name":"Jimmy Wei","path":"/jimmytwei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/89485899?s=80&v=4"},"commit":{"message":"Moving SYCL Migration sample to Common folder (#2317)\n\n* moving SYCL Migration sample to new folder\r\n\r\n* updated folder names","shortMessageHtmlLink":"Moving SYCL Migration sample to Common folder (#2317)"}},{"before":"062b5270c019d80de430ec6c5ebca4bf08c59b7b","after":"5b4a1925cf57484cad66a7605bb4284ea8c3cfff","ref":"refs/heads/development","pushedAt":"2024-05-06T21:23:35.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jimmytwei","name":"Jimmy Wei","path":"/jimmytwei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/89485899?s=80&v=4"},"commit":{"message":"Adding OceanFFT,MonteCarloMultiGPU and RadixSort (#2319)\n\nCo-authored-by: AvijitBag07 ","shortMessageHtmlLink":"Adding OceanFFT,MonteCarloMultiGPU and RadixSort (#2319)"}},{"before":"948850552f5ec6876a68faecb31705f932254d53","after":"062b5270c019d80de430ec6c5ebca4bf08c59b7b","ref":"refs/heads/development","pushedAt":"2024-05-06T21:19:35.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jimmytwei","name":"Jimmy Wei","path":"/jimmytwei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/89485899?s=80&v=4"},"commit":{"message":"Moving revisited samples to SYCLMigration (#2321)\n\n* Moving revisited samples to SYCLMigration\r\n\r\n* Renaming folders","shortMessageHtmlLink":"Moving revisited samples to SYCLMigration (#2321)"}},{"before":"080d21b90072a8a0c4226a60a8dbd390a0bab5ca","after":"c15db8159ec7421048a087722b0119f603e9340d","ref":"refs/heads/gh-pages","pushedAt":"2024-05-02T22:38:49.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"Thu May 2 22:38:48 UTC 2024\n\nSigned-off-by: GitHub Actions ","shortMessageHtmlLink":"Thu May 2 22:38:48 UTC 2024"}},{"before":"9fa0a0f79902fed87190a21ba64e37510ee3bc96","after":"ccd57a1ff0245bf7b09c2a0b84fa35bce9412d88","ref":"refs/heads/master","pushedAt":"2024-05-02T22:38:06.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jimmytwei","name":"Jimmy Wei","path":"/jimmytwei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/89485899?s=80&v=4"},"commit":{"message":"Update Modin* name (#2295)\n\n* Update README.md\r\n\r\nUpdate Modin* name by Stefana Raileanu\r\n\r\n* Update README.md\r\n\r\nUpdate Modin* name by Stefana Raileanu\r\n\r\n* Update sample.json\r\n\r\nUpdate Modin* name by Stefana Raileanu\r\n\r\n* Update README.md\r\n\r\nUpdate Modin* name by Stefana Raileanu\r\n\r\n* Update sample.json","shortMessageHtmlLink":"Update Modin* name (#2295)"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEWUHofQA","startCursor":null,"endCursor":null}},"title":"Activity · oneapi-src/oneAPI-samples"}