{"payload":{"header_redesign_enabled":false,"results":[{"id":"155514739","archived":false,"color":"#b2b7f8","followers":1295,"has_funding_file":false,"hl_name":"olofk/serv","hl_trunc_description":"SERV - The SErial RISC-V CPU","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":155514739,"name":"serv","owner_id":2194902,"owner_login":"olofk","updated_at":"2024-05-26T06:29:49.330Z","has_issues":true}},"sponsorable":false,"topics":["asic","fpga","verilog","risc-v"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":66,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aolofk%252Fserv%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/olofk/serv/star":{"post":"HH3xOvwtoibuY7PfsTL3NePx6rgqLPFIIVAk1BldHmwEZlSNLK70XNVCvG7kkJ2X4At-W3jY4KtBmD_vcux-pA"},"/olofk/serv/unstar":{"post":"PbLbnrts2rPc7yI7bII42hvpBFCasRVKisWqRpeFMFJZ6vm6otPSmYWmPes-aFtu3Z4Bg8ONplz7XPoXNg5KRA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"qwQSlRJ3V-6uFm1Fe0-RfuWt7jAk2ZPEh0CRYcjT6OfJ8RrplJJl5_SELmR3IUCkyDslnssZ1ZX7OizSYgb9Ng"}}},"title":"Repository search results"}