{"payload":{"header_redesign_enabled":false,"results":[{"id":"195538902","archived":false,"color":"#b2b7f8","followers":29,"has_funding_file":false,"hl_name":"maze1377/pipeline-mips-verilog","hl_trunc_description":"A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":195538902,"name":"pipeline-mips-verilog","owner_id":34367337,"owner_login":"maze1377","updated_at":"2019-10-26T06:35:31.512Z","has_issues":true}},"sponsorable":false,"topics":["mips","verilog","mips-architecture","mips32","pipline","control-hazards","mips-instruction","data-hazards","pipeline-mips-verilog"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":62,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amaze1377%252Fpipeline-mips-verilog%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/maze1377/pipeline-mips-verilog/star":{"post":"skdSvwBh0taOrpcMkb8lhv7NocWqL_vIlc0ftHaVIoYHVS0FTrX-zh3E9_d4iyWgDWBy1tsTd5LXXCz-lGZnjg"},"/maze1377/pipeline-mips-verilog/unstar":{"post":"lJydx2evcdkWTswVfdCJeXKqPB60KqwC60Ed5HRV2KT5OhohC2KJcSW4TidhuVeNw_veczr-d6zIldItt-Ma2A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"cWOl8LICObJVJhRaxZwjnBxOgRqetdBesobtXLo_1zz5XjTx8l1AhbNfnVjFJon33jWjhr8Pl5tvGMqC6YMOmA"}}},"title":"Repository search results"}