{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":204516692,"defaultBranch":"master","name":"opentitan","ownerLogin":"lowRISC","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2019-08-26T16:30:16.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/7814611?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1714660545.0","currentOid":""},"activityList":{"items":[{"before":"96f07933915ac697935502d280df10ff439504a3","after":"5dbbd252ce8531680fde18361614ed07c783b5c7","ref":"refs/heads/master","pushedAt":"2024-05-03T07:10:29.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jadephilipoom","name":null,"path":"/jadephilipoom","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509194?s=80&v=4"},"commit":{"message":"[rom] Change the size of the key pair field in SPHINCS+ addresses.\n\nThis change does not affect the sphincsplus-shake-128s parameter set we\nuse, since the key pair field is less than two bytes for all of the\nparameter sets that were submitted to the NIST competition. However,\nsome choices of parameters need a larger field, so for maximum\nflexibility it makes sense to adjust. This change does not have any\nsignificant effect on performance, since these copies/writes are not on\nthe hot path (checked this locally as well).\n\nCorresponds to commit 7ec789a from the SPHINCS+ reference\nimplementation (PR 60):\nhttps://github.com/sphincs/sphincsplus/commit/7ec789ace6874d875f4bb84cb61b81155398167e\n\nSigned-off-by: Jade Philipoom <jadep@zerorisc.com>","shortMessageHtmlLink":"[rom] Change the size of the key pair field in SPHINCS+ addresses."}},{"before":"c7f7b8a766901d36555bfd41e22a8e5f7829d566","after":"96f07933915ac697935502d280df10ff439504a3","ref":"refs/heads/master","pushedAt":"2024-05-03T05:34:50.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"moidx","name":"moidx","path":"/moidx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4177786?s=80&v=4"},"commit":{"message":"[rom] Remove real and fake key targets.\n\nNow that ROM keys have moved to OTP, there is no longer a need for\nmaintaining fake and real keys rom targets. The execution environments\nshould be able to handle the key configuration based on the OTP profile.\nThis change contains the following updates:\n\n1. Introduce the //sw/silicon_creator/rom/mask_rom target, replacing the\n   rom_with_fake_keys and rom_with_real_keys targets. Update all\n   dependencies previously consuming the old targets.\n2. Reduce the number of bitstreams to only support OTP configurations\n   with either `test_rom` and `mask_rom`. All changes are reflected in\n   //hw/bitstreams and consuming targets.\n3. Update DV targets to use a single mask_rom target. This is to ensure\n   it is clear in the DV target configuration which ROM target is being\n   used, without making any claims on the OTP configuration.\n4. Leave all other FPGA targets as is. For example\n   fpga_cw310_rom_with_fake_keys after this change means that the\n   bitstream has been configured with the new mask_rom target as well as\n   an OTP image containing fake signing keys.\n\nSigned-off-by: Miguel Osorio <miguelosorio@google.com>","shortMessageHtmlLink":"[rom] Remove real and fake key targets."}},{"before":"930c0cc9144c29c69a371bdb9c30ad33b5c42bf3","after":"c7f7b8a766901d36555bfd41e22a8e5f7829d566","ref":"refs/heads/master","pushedAt":"2024-05-03T05:34:17.000Z","pushType":"pr_merge","commitsCount":11,"pusher":{"login":"andreaskurth","name":"Andreas Kurth","path":"/andreaskurth","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3583291?s=80&v=4"},"commit":{"message":"[kmac/doc] Improve documentation of `ERR_CODE` CSR\n\nSigned-off-by: Andreas Kurth <adk@lowrisc.org>","shortMessageHtmlLink":"[kmac/doc] Improve documentation of <code>ERR_CODE</code> CSR"}},{"before":"0b78be64320fef404d43286c99183bb50da2da4e","after":"930c0cc9144c29c69a371bdb9c30ad33b5c42bf3","ref":"refs/heads/master","pushedAt":"2024-05-03T03:32:57.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"moidx","name":"moidx","path":"/moidx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4177786?s=80&v=4"},"commit":{"message":"[rom_ext] Relax EDN0 configuration.\n\nThis change aims to mitigate some of the side effects caused by\nlowRISC/opentitan#22877.\n\n1. Increase the reseed interval in EDN0 to reduce the number of requests\n   going to entropy_src.\n2. Increase the reseed interval in keymgr to reduce the number of\n   requests going to edn0.\n\nBoth configuration values will be updated later on based on\nrecommendations derived from penetration testing and pre-silicon\nevaluation.\n\nSigned-off-by: Miguel Osorio <miguelosorio@google.com>","shortMessageHtmlLink":"[rom_ext] Relax EDN0 configuration."}},{"before":"7f84f7cdb836718b7e2605fe628c537309bb527f","after":"0b78be64320fef404d43286c99183bb50da2da4e","ref":"refs/heads/master","pushedAt":"2024-05-02T22:32:19.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"pamaury","name":"Amaury Pouly","path":"/pamaury","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/121804?s=80&v=4"},"commit":{"message":"[rom_ext] temporarily disable cert updating\n\nThis temporarily disables DICE certificate updating in the ROM_EXT to\nunblock CI. A more permanent fix to #22921 will be rolled out shortly.\n\nSigned-off-by: Tim Trippel <ttrippel@google.com>","shortMessageHtmlLink":"[rom_ext] temporarily disable cert updating"}},{"before":"ecd9f08747a0211848e927aa352046608f61e226","after":"7f84f7cdb836718b7e2605fe628c537309bb527f","ref":"refs/heads/master","pushedAt":"2024-05-02T20:09:40.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"vogelpi","name":"Pirmin Vogel","path":"/vogelpi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/20307557?s=80&v=4"},"commit":{"message":"[csrng/rtl] Add reseed interval status error\n\nThis commit adds a new status error response, that is triggered\nwhenever the number of generates between reseeds exceeds the\nreseed_interval.\n\nSigned-off-by: Hakim Filali <hfilali@lowrisc.org>","shortMessageHtmlLink":"[csrng/rtl] Add reseed interval status error"}},{"before":"7d9902c9badc36ebb36e0b4c1e5c32a4bd1ed71a","after":"7f3ce9509abf7965f21a86224813dde6b741ac74","ref":"refs/heads/earlgrey_es_sival","pushedAt":"2024-05-02T16:35:19.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"cfrantz","name":null,"path":"/cfrantz","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/628742?s=80&v=4"},"commit":{"message":"[tock] Update Tock and its dependencies.\n\nThis updates the Tock kernel as far as possible without including a Rust toolchain update. This update includes a UART bug fix (https://github.com/tock/tock/pull/3927). I also updated `libtock-rs` and `tockloader` as well as updated the versions of their Cargo dependencies.\n\nSigned-off-by: Johnathan Van Why <jrvanwhy@google.com>","shortMessageHtmlLink":"[tock] Update Tock and its dependencies."}},{"before":"d5825270c74bdefbf9b653a9bdbaaed7c04efd04","after":"7d9902c9badc36ebb36e0b4c1e5c32a4bd1ed71a","ref":"refs/heads/earlgrey_es_sival","pushedAt":"2024-05-02T16:05:41.000Z","pushType":"pr_merge","commitsCount":4,"pusher":{"login":"engdoreis","name":"Douglas Reis","path":"/engdoreis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/65042207?s=80&v=4"},"commit":{"message":"[dv, rstmgr] Increate dvsim timeout for alert_info test\n\nSigned-off-by: Douglas Reis <doreis@lowrisc.org>","shortMessageHtmlLink":"[dv, rstmgr] Increate dvsim timeout for alert_info test"}},{"before":"e012710b1ffb659a5e27655ead8a4f847b38a1ea","after":null,"ref":"refs/heads/backport-22904-to-master","pushedAt":"2024-05-02T14:35:45.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"a-will","name":"Alex Williams","path":"/a-will","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/782139?s=80&v=4"}},{"before":"3fe42548a074c3f7af8ca1e3c76afb09ef389c92","after":"ecd9f08747a0211848e927aa352046608f61e226","ref":"refs/heads/master","pushedAt":"2024-05-02T14:32:26.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jwnrt","name":"James Wainwright","path":"/jwnrt","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/105280833?s=80&v=4"},"commit":{"message":"[sival, i2c] Fix clock_stretching link in the testplan\n\nSigned-off-by: Douglas Reis <doreis@lowrisc.org>\n(cherry picked from commit 739dcc321537441ea171ae8a1dac23dab7a7d135)","shortMessageHtmlLink":"[sival, i2c] Fix clock_stretching link in the testplan"}},{"before":"605da270ddcf70b2af5573e9524f9613bc89383d","after":"3fe42548a074c3f7af8ca1e3c76afb09ef389c92","ref":"refs/heads/master","pushedAt":"2024-05-02T14:23:08.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"vogelpi","name":"Pirmin Vogel","path":"/vogelpi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/20307557?s=80&v=4"},"commit":{"message":"[aes/sw] Load all-zero vector into PRNG buffer stage for masking off\n\nThe input masks are now taken from the PRNG buffer stage. This means\nafter loading the magic seed into the PRNG and having the PRNG output\nthe all-zero vector, the buffer stage needs to be updated as well.\nThis can be achieved by triggering via a clearing operation of the data\noutput registers.\n\nThis resolves lowRISC/OpenTitan#22917.\n\nSigned-off-by: Pirmin Vogel <vogelpi@lowrisc.org>","shortMessageHtmlLink":"[aes/sw] Load all-zero vector into PRNG buffer stage for masking off"}},{"before":null,"after":"e012710b1ffb659a5e27655ead8a4f847b38a1ea","ref":"refs/heads/backport-22904-to-master","pushedAt":"2024-05-02T10:13:36.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"[sival, i2c] Fix clock_stretching link in the testplan\n\nSigned-off-by: Douglas Reis <doreis@lowrisc.org>\n(cherry picked from commit 739dcc321537441ea171ae8a1dac23dab7a7d135)","shortMessageHtmlLink":"[sival, i2c] Fix clock_stretching link in the testplan"}},{"before":"fa28c13649ad8768db06e6d7c74dc4e8fd169555","after":"d5825270c74bdefbf9b653a9bdbaaed7c04efd04","ref":"refs/heads/earlgrey_es_sival","pushedAt":"2024-05-02T10:12:53.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"engdoreis","name":"Douglas Reis","path":"/engdoreis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/65042207?s=80&v=4"},"commit":{"message":"[sival, i2c] Fix clock_stretching link in the testplan\n\nSigned-off-by: Douglas Reis <doreis@lowrisc.org>","shortMessageHtmlLink":"[sival, i2c] Fix clock_stretching link in the testplan"}},{"before":"b3f06722334f114c5ebd1072b0fe8686f2253947","after":"f4962c85dd1fb69a26c6fa2aeb9d59d6b832f330","ref":"refs/heads/integrated_dev","pushedAt":"2024-05-02T06:56:54.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andreaskurth","name":"Andreas Kurth","path":"/andreaskurth","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3583291?s=80&v=4"},"commit":{"message":"[topgen] Support for multiple rv_dm instances\n\nThere might be multiple rv_dm instances in the system. Therefore,\nadd a new topgen property for modules to specify if a DIF should\nbe generated. For rv_dm modules this is specified to false. Default\nvalue if not specified is true.\n\nSigned-off-by: Robert Schilling <rschilling@rivosinc.com>","shortMessageHtmlLink":"[topgen] Support for multiple rv_dm instances"}},{"before":"fcc5cf94d50b160e39d883dc9d40803ba3784285","after":null,"ref":"refs/heads/backport-22888-to-master","pushedAt":"2024-05-01T23:25:09.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"moidx","name":"moidx","path":"/moidx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4177786?s=80&v=4"}},{"before":"bb8f99e9c4d148b6ce4f6ee5a113b366c6ee7155","after":"605da270ddcf70b2af5573e9524f9613bc89383d","ref":"refs/heads/master","pushedAt":"2024-05-01T23:25:05.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"moidx","name":"moidx","path":"/moidx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4177786?s=80&v=4"},"commit":{"message":"[test] keymgr_sideload_aes_test SiVal updates.\n\n1. Implement keymgr initialization via `keymgr_testutils_try_startup()`\n   for silicon targets. The initialization will aim to advance the state\n   `OwnerRootKey` which is the expected intitial state for silicon_owner\n   execution environments.\n2. Check the max_key_version and adjust the key generation parameters\n   accordingly. In silicon_owner execution environments, the max key\n   version is set by the rom_ext.\n3. Update log messages to print the current keymgr state instead of\n   using hardcoded strings.\n\nSigned-off-by: Miguel Osorio <miguelosorio@google.com>\n(cherry picked from commit ccde2bf4109b51da0b4766ef902644ee8ea550e9)","shortMessageHtmlLink":"[test] keymgr_sideload_aes_test SiVal updates."}},{"before":"8c231296b5098008436e4ff9e2ce0f84903c5c2d","after":null,"ref":"refs/heads/backport-21961-to-earlgrey_es_sival","pushedAt":"2024-05-01T20:49:24.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"a-will","name":"Alex Williams","path":"/a-will","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/782139?s=80&v=4"}},{"before":"b0a5c287ddcf057d763c6f681a7bbfe9f821f95f","after":null,"ref":"refs/heads/backport-22887-to-master","pushedAt":"2024-05-01T20:49:17.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"a-will","name":"Alex Williams","path":"/a-will","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/782139?s=80&v=4"}},{"before":"72747fc8e32ab75f1612f960f6d24edba06966f0","after":"bb8f99e9c4d148b6ce4f6ee5a113b366c6ee7155","ref":"refs/heads/master","pushedAt":"2024-05-01T20:45:41.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"cfrantz","name":null,"path":"/cfrantz","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/628742?s=80&v=4"},"commit":{"message":"[rom, rom_ext] Fix address translation\n\n1. The address translation windows do not properly mask off low bits in\n   hardware.  Mask them off in software before programming.\n2. The address translation windows must be power-of-two aligned with\n   respect to the window size.  Forcibly align the remap address.\n\nSigned-off-by: Chris Frantz <cfrantz@google.com>\n(cherry picked from commit e5719cc5f7b0ce24a5e7fcca74f7437b78efefc7)","shortMessageHtmlLink":"[rom, rom_ext] Fix address translation"}},{"before":"336755f0333614d755e2f1bc6b6aa945669db37e","after":"fa28c13649ad8768db06e6d7c74dc4e8fd169555","ref":"refs/heads/earlgrey_es_sival","pushedAt":"2024-05-01T20:43:57.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"jesultra","name":null,"path":"/jesultra","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15022811?s=80&v=4"},"commit":{"message":"[opentitantool] Updated HyperDebug firmware\n\nUpdated HyperDebug firmware fixing several bugs and adding small\nfeatures.\n\nChanges since release 20240209_01:\n653223750e board/hyperdebug: New flag for controlling I2C STOP condition\n1d59513c9e board/hyperdebug: Support long I2C transcripts\n63c132ee45 board/hyperdebug: Inline i2c_xfer() function\n810b1b5719 board/hyperdebug: Handle cases of I2C interference\nf68e8ebe35 board/hyperdebug: Allow controlling drive speed\n7358863899 board/hyperdebug: Bugfix to custom JTAG pins\n9e38f8fdf6 board/hyperdebug: Better recording of bitbanged pins\n2a324ce387 board/hyperdebug: Reset OCTOSPI between transactions\n\nChange-Id: I282c97eadc830bb83b788e480ccf3284f2de45ee\nSigned-off-by: Jes B. Klinke <jbk@chromium.org>\n(cherry picked from commit 72d6924739b95d98ef45a87d8742998043d9473f)","shortMessageHtmlLink":"[opentitantool] Updated HyperDebug firmware"}},{"before":"59d1f226925e517a4cb62c54bcb236c2dab4f25f","after":"336755f0333614d755e2f1bc6b6aa945669db37e","ref":"refs/heads/earlgrey_es_sival","pushedAt":"2024-05-01T18:15:18.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"jwnrt","name":"James Wainwright","path":"/jwnrt","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/105280833?s=80&v=4"},"commit":{"message":"[sival,sram_ctrl] Enable scrambled SRAM sleep test\n\nSigned-off-by: James Wainwright <james.wainwright@lowrisc.org>","shortMessageHtmlLink":"[sival,sram_ctrl] Enable scrambled SRAM sleep test"}},{"before":"9b9aa3af26e2ecabf3fcc4745238da460a09d314","after":null,"ref":"refs/heads/backport-22889-to-master","pushedAt":"2024-05-01T15:28:37.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"moidx","name":"moidx","path":"/moidx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4177786?s=80&v=4"}},{"before":"e9925bdf1464e9cec8ab8931c108cee4acb2709b","after":"72747fc8e32ab75f1612f960f6d24edba06966f0","ref":"refs/heads/master","pushedAt":"2024-05-01T15:28:34.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"moidx","name":"moidx","path":"/moidx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4177786?s=80&v=4"},"commit":{"message":"[sival] Enable //third_party/coremark/top_earlgrey:coremark_test.\n\nAdd silicon_owner execution environments to the coremark_test target.\n\nSigned-off-by: Miguel Osorio <miguelosorio@google.com>\n(cherry picked from commit 410e2a29e019d3dfb5c9e4330554c07b31e5a90b)","shortMessageHtmlLink":"[sival] Enable //third_party/coremark/top_earlgrey:coremark_test."}},{"before":null,"after":"fcc5cf94d50b160e39d883dc9d40803ba3784285","ref":"refs/heads/backport-22888-to-master","pushedAt":"2024-05-01T00:20:33.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"[test] keymgr_sideload_aes_test SiVal updates.\n\n1. Implement keymgr initialization via `keymgr_testutils_try_startup()`\n   for silicon targets. The initialization will aim to advance the state\n   `OwnerRootKey` which is the expected intitial state for silicon_owner\n   execution environments.\n2. Check the max_key_version and adjust the key generation parameters\n   accordingly. In silicon_owner execution environments, the max key\n   version is set by the rom_ext.\n3. Update log messages to print the current keymgr state instead of\n   using hardcoded strings.\n\nSigned-off-by: Miguel Osorio <miguelosorio@google.com>\n(cherry picked from commit ccde2bf4109b51da0b4766ef902644ee8ea550e9)","shortMessageHtmlLink":"[test] keymgr_sideload_aes_test SiVal updates."}},{"before":null,"after":"9b9aa3af26e2ecabf3fcc4745238da460a09d314","ref":"refs/heads/backport-22889-to-master","pushedAt":"2024-05-01T00:19:51.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"[sival] Enable //third_party/coremark/top_earlgrey:coremark_test.\n\nAdd silicon_owner execution environments to the coremark_test target.\n\nSigned-off-by: Miguel Osorio <miguelosorio@google.com>\n(cherry picked from commit 410e2a29e019d3dfb5c9e4330554c07b31e5a90b)","shortMessageHtmlLink":"[sival] Enable //third_party/coremark/top_earlgrey:coremark_test."}},{"before":"6f44480e3a21d37f0f5d84e02672f5b0cc05ca7a","after":"59d1f226925e517a4cb62c54bcb236c2dab4f25f","ref":"refs/heads/earlgrey_es_sival","pushedAt":"2024-05-01T00:19:41.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"moidx","name":"moidx","path":"/moidx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4177786?s=80&v=4"},"commit":{"message":"[test] keymgr_sideload_aes_test SiVal updates.\n\n1. Implement keymgr initialization via `keymgr_testutils_try_startup()`\n   for silicon targets. The initialization will aim to advance the state\n   `OwnerRootKey` which is the expected intitial state for silicon_owner\n   execution environments.\n2. Check the max_key_version and adjust the key generation parameters\n   accordingly. In silicon_owner execution environments, the max key\n   version is set by the rom_ext.\n3. Update log messages to print the current keymgr state instead of\n   using hardcoded strings.\n\nSigned-off-by: Miguel Osorio <miguelosorio@google.com>","shortMessageHtmlLink":"[test] keymgr_sideload_aes_test SiVal updates."}},{"before":"963ba4a233a280aa9d6c557f9fd14fd192e59fa9","after":"6f44480e3a21d37f0f5d84e02672f5b0cc05ca7a","ref":"refs/heads/earlgrey_es_sival","pushedAt":"2024-05-01T00:18:58.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"moidx","name":"moidx","path":"/moidx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4177786?s=80&v=4"},"commit":{"message":"[sival] Enable //third_party/coremark/top_earlgrey:coremark_test.\n\nAdd silicon_owner execution environments to the coremark_test target.\n\nSigned-off-by: Miguel Osorio <miguelosorio@google.com>","shortMessageHtmlLink":"[sival] Enable //third_party/coremark/top_earlgrey:coremark_test."}},{"before":"c34664428b501db7b9fbf851b4cc7f7133908ea5","after":"b4e3a3da3d0423fc757e1b1683bcc53c9badcc64","ref":"refs/heads/backport-22629-to-master","pushedAt":"2024-04-30T22:50:56.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"cfrantz","name":null,"path":"/cfrantz","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/628742?s=80&v=4"},"commit":{"message":"[ownership] Parse the owner block\n\n1. Parse the owner block, extracting useful configuration structures.\n2. Configure the flash and flash-info regions based on the\n   configuration.\n3. Add tests for the parser and configuration functions.\n4. Add several basic owner blocks with errors to test the parser.\n\nSigned-off-by: Chris Frantz <cfrantz@google.com>\n(cherry picked from commit 67f6063c1a0964349ba01ff8b06b6e042fffb977)","shortMessageHtmlLink":"[ownership] Parse the owner block"}},{"before":null,"after":"b0a5c287ddcf057d763c6f681a7bbfe9f821f95f","ref":"refs/heads/backport-22887-to-master","pushedAt":"2024-04-30T21:03:33.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"[rom, rom_ext] Fix address translation\n\n1. The address translation windows do not properly mask off low bits in\n   hardware.  Mask them off in software before programming.\n2. The address translation windows must be power-of-two aligned with\n   respect to the window size.  Forcibly align the remap address.\n\nSigned-off-by: Chris Frantz <cfrantz@google.com>\n(cherry picked from commit e5719cc5f7b0ce24a5e7fcca74f7437b78efefc7)","shortMessageHtmlLink":"[rom, rom_ext] Fix address translation"}},{"before":"7c3376ea3c78722ff4e214bf1a645c1c991b8598","after":"963ba4a233a280aa9d6c557f9fd14fd192e59fa9","ref":"refs/heads/earlgrey_es_sival","pushedAt":"2024-04-30T21:03:10.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"cfrantz","name":null,"path":"/cfrantz","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/628742?s=80&v=4"},"commit":{"message":"[rom, rom_ext] Fix address translation\n\n1. The address translation windows do not properly mask off low bits in\n   hardware.  Mask them off in software before programming.\n2. The address translation windows must be power-of-two aligned with\n   respect to the window size.  Forcibly align the remap address.\n\nSigned-off-by: Chris Frantz <cfrantz@google.com>","shortMessageHtmlLink":"[rom, rom_ext] Fix address translation"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEQH8XDwA","startCursor":null,"endCursor":null}},"title":"Activity · lowRISC/opentitan"}