Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Understand the registry key 'boardGroups' #347

Open
chao-song opened this issue May 13, 2016 · 3 comments
Open

Understand the registry key 'boardGroups' #347

chao-song opened this issue May 13, 2016 · 3 comments

Comments

@chao-song
Copy link

Hi all, I'm a student in Haohua's lab. I have a problem when trying to understand the registry key 'boardGroups'.
In this key, each board name is followed by a number, like '[('DAC 1', 3), ('DAC 0',0)]'. What's the mean of these number? Where do we use them?

@ejeffrey
Copy link
Contributor

The number in 'DAC 1' is the dip switch setting on the PCB that sets the
MAC address. The number 3 is a start delay. The purpose here is to
account for the propagation delay of the daisy chain so that all boards
start at the same time. The fpga server adds that number to the delay you
specify in your scan. In some sense it is redundant since you have to
measure cable delays anyway but the idea is that if you remove a board from
the daisy chain and update the board group key your measured delays will
already be very close to correct.

Evan
On May 13, 2016 1:14 AM, "Chao Song" notifications@github.com wrote:

Hi all, I'm a student in Haohua's lab. I have a problem when trying to
understand the registry key 'boardGroups'.
In this key, each board name is followed by a number, like '[('DAC 1', 3),
('DAC 0',0)]'. What's the mean of these number? Where do we use them?


You are receiving this because you are subscribed to this thread.
Reply to this email directly or view it on GitHub
#347

@chao-song
Copy link
Author

Thank you. But what's the unit of the start delay here? ns?4 ns? or some other unit?

@maffoo
Copy link
Contributor

maffoo commented May 14, 2016

The unit is cycles of the FPGA clock which runs at 250 MHz, so each cycle is 4 ns.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

3 participants