New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Tracking issue: VHDL-2019 support #1958
Comments
To get the ball rolling, the first thing should probably be to add a |
Yes sure. There are other simple changes that could be done, like adding the new reserved identifier (keywords).
|
FYI, building the 2019 std library fails with these errors:
I'm not sure about the first one; the others are solved by LCS-2016-002. |
I think these are low hanging fruits, at least for the analyzer.
|
There are 2019 code examples at https://gitlab.com/synthworks/VHDL_2019. These are the ones I wrote for the presentations I did with Aldec. LCS-2016-002 will help with some additional data structures I have planned. |
@tgingold is LCS-2016-071a solved by 3160b44? |
Yes.
|
I checked the checkbox above. Is there anything else that could be checked? E.g. new packages? |
Not yet.
|
Just wondering if there was any luck getting the standard libraries to compile. |
These would also be exciting items to have: |
Understood!
|
Just like VHDL-2008, VHDL-2019 brings a lot of new features to the language. While some of them are quite out there and probably hard to implement, there are also a few small quality-of-life improvements.
This issue will serve both as a place for discussion about the implementation of VHDL-2019 features in general, as well as to track the implementation of all the Language Changes.
General
--std=19
, update documentation accordingly:List of language changes
The text was updated successfully, but these errors were encountered: