{"payload":{"header_redesign_enabled":false,"results":[{"id":"451710475","archived":false,"color":"#adb2cb","followers":6,"has_funding_file":false,"hl_name":"gavin-lewis/TDC_FPGA","hl_trunc_description":"TDC Hybrid Counter FPGA","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":451710475,"name":"TDC_FPGA","owner_id":43890434,"owner_login":"gavin-lewis","updated_at":"2022-01-25T02:46:49.526Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":54,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Agavin-lewis%252FTDC_FPGA%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/gavin-lewis/TDC_FPGA/star":{"post":"8ENvMS6gzwiypF6nl8vvPc4jYcuLuJsGaLU2U9Y4ZLjmX2-IlekAvm8bH9vrB5806mqYIK_pIlVo24N5nfGA3Q"},"/gavin-lewis/TDC_FPGA/unstar":{"post":"lJvUVyIgd6hqt-cudPfuTPHT9DWSB5P436twDdxgL_Bk50YY97Cq30O4WVcUrwPX6MqZB14OS_HORRLglz-u0A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"t82Jcl8L8HoZ-kwOIZQpPv9RdaurqThqEBRQOCfAZ28LZ37KZSKy_kO-pYEDM0Mvs9i7zPv9DVB_HXr5H9CdSQ"}}},"title":"Repository search results"}