{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":17794940,"defaultBranch":"main","name":"coreboot","ownerLogin":"coreboot","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2014-03-16T08:11:46.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/6484311?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1715731917.0","currentOid":""},"activityList":{"items":[{"before":"ea7a83ee88468d3c6656daed1e2f790f778085de","after":"178a5054b34092bb8380e25368d8dc8493a2f5ed","ref":"refs/heads/main","pushedAt":"2024-06-03T20:10:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"tree: Use calloc(n, sizeof(struct)) insteadof calloc(sizeof(struct), n)\n\nChange-Id: I5e67e370d4eb8fe28227843bbca34db06ad84b26\nSigned-off-by: Elyes Haouas \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82786\nReviewed-by: Nico Huber \nTested-by: build bot (Jenkins) ","shortMessageHtmlLink":"tree: Use calloc(n, sizeof(struct)) insteadof calloc(sizeof(struct), n)"}},{"before":"377157c7fba0c68e2b5d273066713caa5af95f80","after":"ea7a83ee88468d3c6656daed1e2f790f778085de","ref":"refs/heads/main","pushedAt":"2024-06-03T18:10:23.000Z","pushType":"push","commitsCount":9,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"Revert \"Makefile: Warn if flexible array members are not at the end\"\n\nThis reverts commit f4acef92.\n\nReason for revert: '-Wflex-array-member-not-at-end' is new command\noption came with GCC-14. older versions will not support it.\n\nChange-Id: I179d0bc0db3e863645ae4c87e1534c5c20025dfb\nSigned-off-by: Elyes Haouas \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82758\nReviewed-by: Nico Huber \nTested-by: build bot (Jenkins) ","shortMessageHtmlLink":"Revert \"Makefile: Warn if flexible array members are not at the end\""}},{"before":"6466354ee97e630af5b66e6bfc1efc4b9fe42243","after":"377157c7fba0c68e2b5d273066713caa5af95f80","ref":"refs/heads/main","pushedAt":"2024-06-03T16:10:19.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"device_tree: Add function to get top of memory from a FDT blob\n\ncoreboot needs to figure out top of memory to place CBMEM data. On some\nnon-x86 QEMU virtual machines, this is achieved by probing the RAM space\nto find where the VM starts discarding data since it's not backed by\nactual RAM. This behaviour seems to have changed on the QEMU side since\nthen, VMs using the \"virt\" model have started raising exceptions/errors\ninstead of silently discarding data (likely [1] for example) which has\npreviously broken coreboot on these emulation boards.\n\nThe qemu-aarch64 and qemu-riscv mainboards are intended for the \"virt\"\nmodels and had this issue, which were mostly fixed by using exception\nhandlers in the RAM detection process [2][3]. But on 32-bit RISC-V we\nfail to initialize CBMEM if we have 2048 MiB or more of RAM, and on\n64-bit RISC-V we had to limit probing to 16383 MiB because it can run\ninto MMIO regions otherwise.\n\nThe qemu-armv7 mainboard code is intended for the \"vexpress-a9\" model VM\nwhich doesn't appear to suffer from this issue. Still, the issue can be\nobserved on the ARMv7 \"virt\" model via a port based on qemu-aarch64.\n\nQEMU docs for ARM and RISC-V \"virt\" models [4][5] recommend reading the\ndevice tree blob it provides for device information (incl. RAM size).\nImplement functions that parse the device tree blob to find described\nmemory regions and calculate the top of memory in order to use it in\nmainboard code as an alternative to probing RAM space. ARM64 code\ninitializes CBMEM in romstage where malloc isn't available, so take care\nto do parsing without unflattening the blob and make the code available\nin romstage as well.\n\n[1] https://lore.kernel.org/qemu-devel/1504626814-23124-1-git-send-email-peter.maydell@linaro.org/T/#u\n[2] https://review.coreboot.org/c/coreboot/+/34774\n[3] https://review.coreboot.org/c/coreboot/+/36486\n[4] https://qemu-project.gitlab.io/qemu/system/arm/virt.html\n[5] https://qemu-project.gitlab.io/qemu/system/riscv/virt.html\n\nChange-Id: I8bef09bc1bc4e324ebeaa37f78d67d3aa315f52c\nSigned-off-by: Alper Nebi Yasak \nReviewed-on: https://review.coreboot.org/c/coreboot/+/80322\nReviewed-by: Maximilian Brune \nTested-by: build bot (Jenkins) \nReviewed-by: Julius Werner ","shortMessageHtmlLink":"device_tree: Add function to get top of memory from a FDT blob"}},{"before":"f38c9407549b70bf813248c1958d3892361a7323","after":"6466354ee97e630af5b66e6bfc1efc4b9fe42243","ref":"refs/heads/main","pushedAt":"2024-06-03T12:10:33.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"lib/device_tree.c: Fix wrong check for FDT validity\n\nObviously one should return NULL if a FDT is not valid an not the other\nway around.\n\nSigned-off-by: Maximilian Brune \nChange-Id: I77c0e187b841e60965daac17025110181bdd32bc\nReviewed-on: https://review.coreboot.org/c/coreboot/+/82773\nTested-by: build bot (Jenkins) \nReviewed-by: Elyes Haouas ","shortMessageHtmlLink":"lib/device_tree.c: Fix wrong check for FDT validity"}},{"before":"87a66002642eec1fdd1488fc334ef02e63327612","after":"f38c9407549b70bf813248c1958d3892361a7323","ref":"refs/heads/main","pushedAt":"2024-06-01T08:10:50.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"tree: Add some SMBIOS_PROCESSOR_FAMILY macros\n\nChange-Id: Ibe551a4c83f416ba30326077aa165818cf79c1fd\nSigned-off-by: Elyes Haouas \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82648\nReviewed-by: Eric Lai \nTested-by: build bot (Jenkins) ","shortMessageHtmlLink":"tree: Add some SMBIOS_PROCESSOR_FAMILY macros"}},{"before":"c097c4788b4d9e770327193d26ea708f315d8307","after":"87a66002642eec1fdd1488fc334ef02e63327612","ref":"refs/heads/main","pushedAt":"2024-06-01T00:11:41.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"mainboard/google/rex: Enable Rex64 build configuration\n\n- Add Rex64 board to Kconfig menu\n- Enable building for Rex64 with x86_64 support\n\nChange-Id: I02e2c49b4aeb2cb98d9d0cb66717db18c3f96d45\nSigned-off-by: Subrata Banik \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82625\nReviewed-by: Dinesh Gehlot \nReviewed-by: Eric Lai \nTested-by: build bot (Jenkins) \nReviewed-by: Kapil Porwal ","shortMessageHtmlLink":"mainboard/google/rex: Enable Rex64 build configuration"}},{"before":"1f97d801ce5a0908bbe6adaf4c4b7f656d40a198","after":"c097c4788b4d9e770327193d26ea708f315d8307","ref":"refs/heads/main","pushedAt":"2024-05-31T22:10:23.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"soc/intel: Fix pointer size mismatch errors in crashlog\n\nThe crashlog code in intel/common/block and meteorlake soc\nwas casting integer addresses directly to pointer types,\nwhich caused compilation errors in x86_64 bit builds.\n\nThis commit fixes the issue by using uintptr_t for casting\ninteger addresses to pointer types before dereferencing.\n\nBUG=b:329034258\nTEST=Successfully build Meteor Lake (rex) in both x86_32 and\nx86_64 modes.\n\nChange-Id: I2d0814a8b767270ec140341bfb51d0782469545d\nSigned-off-by: Appukuttan V K \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82481\nReviewed-by: Subrata Banik \nTested-by: build bot (Jenkins) \nReviewed-by: Eric Lai \nReviewed-by: Dinesh Gehlot \nReviewed-by: Kapil Porwal ","shortMessageHtmlLink":"soc/intel: Fix pointer size mismatch errors in crashlog"}},{"before":"eaaa630e7d2c0bf742a877801070c8d81ced79dc","after":"1f97d801ce5a0908bbe6adaf4c4b7f656d40a198","ref":"refs/heads/main","pushedAt":"2024-05-31T18:10:28.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"mb/google/brya/var/nova: Update USB ports setting\n\nUpdate used USB port[2][3](type-a) setting for nova.\n\nBUG=b:328711879\nTEST=emerge-constitution coreboot chromeos-bootimage\n\nChange-Id: I63cf97b23627feac05743f2a6e514a33fcaf7dff\nSigned-off-by: Kenneth Chan \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82703\nReviewed-by: Eric Lai \nTested-by: build bot (Jenkins) \nReviewed-by: David Wu ","shortMessageHtmlLink":"mb/google/brya/var/nova: Update USB ports setting"}},{"before":"cf4c6fd225feb462cca38bf9b8ff9a7d55b09bc6","after":"eaaa630e7d2c0bf742a877801070c8d81ced79dc","ref":"refs/heads/main","pushedAt":"2024-05-31T14:10:43.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"soc/intel/xeon_sp: Add _OSC ASL generation utils for IIO domains\n\nFor multi-SKU/SoC supports, IIO domain layouts are returned from FSP\nHOBs. Add _OSC ASL generation utils so that static IIO domain layout\ndefinition file per SKU/SoC are not needed any more.\n\nThe _OSC generation codes is a thin AML generation layer which\nfurther invokes \\_SB.POSC which is defined in ASL. The ASL handler\nis able to handle boot-time generated info as parameters while keeps\ngood readability for the ease of maintenance. In this case, firmware\ngranted capabilities are calculated in boot time and passed to ASL\nhandler as parameters.\n\nTEST=Build and boot on intel/archercity CRB\n\nChange-Id: Ibd3bfa2428725fe593754436d5ed75a3a11b4cdc\nSigned-off-by: Shuo Liu \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82034\nTested-by: build bot (Jenkins) \nReviewed-by: Christian Walter ","shortMessageHtmlLink":"soc/intel/xeon_sp: Add _OSC ASL generation utils for IIO domains"}},{"before":"3303b3684b9a8e5b5863a5e4bf4641029fe65a2c","after":"cf4c6fd225feb462cca38bf9b8ff9a7d55b09bc6","ref":"refs/heads/main","pushedAt":"2024-05-31T12:10:31.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"vc/edk2-stable202302: Remove FSPM_ARCH_UPD config guard\n\nThis commit removes config guard around FSPM_ARCH_UPD from the\nFspApi.h header file. This change is done to ensure\nthat this header file can be used with both x86_32 and x86_64\narchitectures and also with different FSP specification versions.\n\nThe following modifications are made:\n- Removes PLATFORM_USES_FSP2_X86_32 config guard around\n FSPM_ARCH_UPD, this was added to isolate the structure from\n x64 build. This is not really required since the x64 build uses\n FSP2.4 structures.\n\nBUG=b:343428206\nTEST=Verified x86_32 and x86_64 builds on Meteor Lake board (Rex)\n\nChange-Id: Idc849de73723036323f81dfd055730f6669cd52e\nSigned-off-by: Appukuttan V K \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82425\nReviewed-by: Dinesh Gehlot \nReviewed-by: Subrata Banik \nTested-by: build bot (Jenkins) \nReviewed-by: Eric Lai ","shortMessageHtmlLink":"vc/edk2-stable202302: Remove FSPM_ARCH_UPD config guard"}},{"before":"415932097a8fc61690a051877edb02c6ed6a05fd","after":"3303b3684b9a8e5b5863a5e4bf4641029fe65a2c","ref":"refs/heads/main","pushedAt":"2024-05-31T10:10:29.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"mb/google/trulo: Support OCP fault on A0/1 ports\n\nThe devicetree entry and gpio.c updated as per the schematics of Trulo\nto map the OC fault signals from A0/A1 USB ports.\n\nBUG=b:335858378\nTEST= Able to build google/trulo\n\nChange-Id: Ic17debc5eecebca8c000c43a660e1b52d2932f2a\nSigned-off-by: Pranava Y N \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82637\nReviewed-by: Eric Lai \nReviewed-by: Subrata Banik \nTested-by: build bot (Jenkins) \nReviewed-by: Dinesh Gehlot ","shortMessageHtmlLink":"mb/google/trulo: Support OCP fault on A0/1 ports"}},{"before":"9761b87fae1533c47da7baf3ed673963389615c3","after":"415932097a8fc61690a051877edb02c6ed6a05fd","ref":"refs/heads/main","pushedAt":"2024-05-31T08:10:44.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"soc/intel/meteorlake: Tailor FSP Version Selection for Architecture\n\n* Conditionally select FSP 2.4 when x86_64 support is available\n (HAVE_X86_64_SUPPORT).\n* Default to FSP 2.3 otherwise.\n* Adjust default FSP header path to align with architecture.\n\nBUG=b:242829490\nTEST=Able to build google/rex in both 32-bit and 64-bit mode.\n\nChange-Id: Ib77a34c6bf7bca3485a197f109d1550ac3d51cc0\nSigned-off-by: Subrata Banik \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82624\nTested-by: build bot (Jenkins) \nReviewed-by: Eric Lai \nReviewed-by: Dinesh Gehlot \nReviewed-by: Kapil Porwal ","shortMessageHtmlLink":"soc/intel/meteorlake: Tailor FSP Version Selection for Architecture"}},{"before":"e527e954be3c3c2764f58ac40e160c922b584ab7","after":"9761b87fae1533c47da7baf3ed673963389615c3","ref":"refs/heads/main","pushedAt":"2024-05-30T16:10:26.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"tree: Remove duplicated \n\n is supposed to chain-include .\n\nChange-Id: Ib25581bd2c8dd38cdd0396561ce5f9a782365f14\nSigned-off-by: Elyes Haouas \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82691\nReviewed-by: Michał Kopeć \nTested-by: build bot (Jenkins) ","shortMessageHtmlLink":"tree: Remove duplicated <soc/gpio.h>"}},{"before":"29f1b791270b05cad7b94ed2d9d8edfb0460e12f","after":"e527e954be3c3c2764f58ac40e160c922b584ab7","ref":"refs/heads/main","pushedAt":"2024-05-30T14:10:26.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"vc/intel/fsp/mtl: Add x86_64 FSP V3471.91 headers\n\nThis commit introduces new header files of V3471.91 for the x86_64\narchitecture in the fsp2_0/meteorlake directory. FSP2.4 brings FSP\n64-bits support and the soc Kconfig file has been updated to select\nthis new header path when FSP2.4 is in use.\n\nBUG=b:329034258\nTEST=Verified x86_32 and x86_64 builds on Meteor Lake board (Rex)\n\nChange-Id: Ib41b57e794311db729ac65a968f562aa127e86c3\nSigned-off-by: Appukuttan V K \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82473\nTested-by: build bot (Jenkins) \nReviewed-by: Subrata Banik \nReviewed-by: Kapil Porwal \nReviewed-by: Dinesh Gehlot ","shortMessageHtmlLink":"vc/intel/fsp/mtl: Add x86_64 FSP V3471.91 headers"}},{"before":"ac44327bc2ac4e7d91631726ec84999394870152","after":"29f1b791270b05cad7b94ed2d9d8edfb0460e12f","ref":"refs/heads/main","pushedAt":"2024-05-29T22:10:17.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"mb/system76/rpl: Add Adder WS 4 as a variant\n\nThe Adder WS 4 (addw4) is a Raptor Lake-HX board.\n\nTested with a custom edk2 UefiPayloadPkg.\n\nWorking:\n\n- PS/2 keyboard\n- I2C HID touchpad\n- Both DIMM slots (with Crucial CT8G48C40S5)\n- M.2 NVMe SSDs\n- All USB ports\n- MicroSD card reader\n- Webcam\n- Ethernet\n- WiFi/Bluetooth\n- Integrated graphics using Intel GOP driver\n- Backlight controls on Linux 6.8\n- DisplayPort output over USB-C\n- Internal microphone\n- Internal speakers\n- Combined headset + mic 3.5mm audio\n- 3.5mm microphone input\n- S3 suspend/resume\n- Booting Pop!_OS Linux 22.04 with kernel 6.8.0\n- TPM 2.0 device\n\nNot working:\n\n- Discrete/Hybrid graphics\n- Detection of devices in TBT slot on boot\n\nChange-Id: I4a6819cbcf64f68237008adebdd7eb196336514c\nSigned-off-by: Tim Crawford \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82595\nReviewed-by: Felix Singer \nTested-by: build bot (Jenkins) ","shortMessageHtmlLink":"mb/system76/rpl: Add Adder WS 4 as a variant"}},{"before":"fda9d75d90dfb8b5a441eea9d108e6f075087dc0","after":"ac44327bc2ac4e7d91631726ec84999394870152","ref":"refs/heads/main","pushedAt":"2024-05-29T20:10:34.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"mb/intel/mtlrvp: Enable EC MKBP device\n\nMKBP device is required for passing events from input sources to AP.\nInput sources include buttons (power, volume); switches (lid, tablet\nmode) and sysrq.\n\nBUG=b:342227155\nTEST=Able to build coreboot for mtlrvp platform and switch tablet\n mode.\n\nChange-Id: I630421c83784bb4492486d72290b9e8cdada1d47\nSigned-off-by: Jay Patel \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82612\nReviewed-by: Vijay P Hiremath \nTested-by: build bot (Jenkins) \nReviewed-by: Ravishankar Sarawadi \nReviewed-by: Jamie Ryu ","shortMessageHtmlLink":"mb/intel/mtlrvp: Enable EC MKBP device"}},{"before":"08375b508222d4cdc85b01497322ffbac40f5a69","after":"fda9d75d90dfb8b5a441eea9d108e6f075087dc0","ref":"refs/heads/main","pushedAt":"2024-05-29T14:10:17.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"cpu/x86/pae/pgtbl.c: extract reusable code from memset_pae()\n\nCode dealing with PAE can be used outside of memset_pae(). This change\nextracts creation of identity mapped pagetables to init_pae_pagetables()\nand mapping of single 2 MiB map to pae_map_2M_page(). Both functions are\nexported in include/cpu/x86/pae.h to allow use outside of pgtbl.c.\n\nMEMSET_PAE_* macros were renamed to PAE_* since they no longer apply\nonly to memset_pae().\n\nChange-Id: I8aa80eb246ff0e77e1f51d71933d3d00ab75aaeb\nSigned-off-by: Krystian Hebel \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82249\nReviewed-by: Sergii Dmytruk \nTested-by: build bot (Jenkins) ","shortMessageHtmlLink":"cpu/x86/pae/pgtbl.c: extract reusable code from memset_pae()"}},{"before":"93ca6b676cd0ac4c3755bb69cf690dc23a28b22a","after":"08375b508222d4cdc85b01497322ffbac40f5a69","ref":"refs/heads/main","pushedAt":"2024-05-29T12:10:30.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"tree: Remove unused \n\nChange-Id: I9ed1a82fcd3fc29124ddc406592bd45dc84d4628\nSigned-off-by: Elyes Haouas \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82666\nTested-by: build bot (Jenkins) \nReviewed-by: Yu-Ping Wu \nReviewed-by: Yidi Lin ","shortMessageHtmlLink":"tree: Remove unused <string.h>"}},{"before":"877fafab57affc34d7e4636938b180fcc5c30e9c","after":"93ca6b676cd0ac4c3755bb69cf690dc23a28b22a","ref":"refs/heads/main","pushedAt":"2024-05-29T10:10:28.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"libpayload: Include libpayload-config.h in lib target\n\n- Added `$(obj)/libpayload-config.h` as a dependency for the `lib`\n target.\n- This ensures the config header is up-to-date before building the\n library.\n\nTEST=Able to build google/rex.\n\nChange-Id: If26336f6261aadf611fa5338c4300873156cc3da\nSigned-off-by: Subrata Banik \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82687\nTested-by: build bot (Jenkins) \nReviewed-by: Julius Werner \nReviewed-by: Dinesh Gehlot \nReviewed-by: Kapil Porwal ","shortMessageHtmlLink":"libpayload: Include libpayload-config.h in lib target"}},{"before":"5d1494adda44dfaa0167aaa2f024c4ab351a82ad","after":"877fafab57affc34d7e4636938b180fcc5c30e9c","ref":"refs/heads/main","pushedAt":"2024-05-29T04:10:41.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"tree: Remove unused \n\nChange-Id: I7d7ad562eeff7247b7377b6570d489faee0aeda0\nSigned-off-by: Elyes Haouas \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82669\nReviewed-by: Yu-Ping Wu \nTested-by: build bot (Jenkins) \nReviewed-by: Yidi Lin ","shortMessageHtmlLink":"tree: Remove unused <stddef.h>"}},{"before":"b72f5949ccefe060baf509a8ee2c6a7f0e197d91","after":"5d1494adda44dfaa0167aaa2f024c4ab351a82ad","ref":"refs/heads/main","pushedAt":"2024-05-28T20:10:28.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"mb/system76/tgl: Update VBTs to version 250\n\nCommit 4c7e97b26a34 (\"Update fsp submodule to upstream master branch\")\nincluded an update to the VBT from 240 to 250, breaking parsing of\nexisting VBTs.\n\nAfter that commit, the VBT was parsed as (from gaze16-3060-b):\n\n [DEBUG] PCI: 00:02.0 init\n [INFO ] GMA: Found VBT in CBFS\n [INFO ] GMA: Found valid VBT in CBFS\n [INFO ] framebuffer_info: bytes_per_line: 4096, bits_per_pixel: 32\n [INFO ] x_res x y_res: 1024 x 768, size: 3145728 at 0xd0000000\n [DEBUG] PCI: 00:02.0 init finished in 6 msecs\n\nWhen the expected output is:\n\n [DEBUG] PCI: 00:00:02.0 init\n [INFO ] GMA: Found VBT in CBFS\n [INFO ] GMA: Found valid VBT in CBFS\n [INFO ] framebuffer_info: bytes_per_line: 7680, bits_per_pixel: 32\n [INFO ] x_res x y_res: 1920 x 1080, size: 8294400 at 0xd0000000\n [DEBUG] PCI: 00:00:02.0 init finished in 6 msecs\n\nGenerate blobs for the new version using Intel Display Configuration\nTool (DisCon) v3.3, based on the existing 237 and 240 VBTs.\n\n(For our edk2 payload, the UEFI GOP driver was updated to 17.0.1077.)\n\nTested on all affected systems:\n\n- darp7\n- galp5\n- gaze16-3050\n- gaze16-3060\n- gaze16-3060-b\n- lemp10\n- oryp8\n\nTested:\n\n- Boot splash displays on screen again\n- Firmware setup menu is rendered, at correct resolution\n\nChange-Id: I918356d9f660b985ee4408ef77544fbd071ab35f\nSigned-off-by: Tim Crawford \nTested-by: Daniel Sutton \nTested-by: Jacob Kauffmann \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82246\nTested-by: build bot (Jenkins) \nReviewed-by: Felix Singer ","shortMessageHtmlLink":"mb/system76/tgl: Update VBTs to version 250"}},{"before":"70de5bf9fdfeb33dfc717512e400b56ab02b165d","after":"b72f5949ccefe060baf509a8ee2c6a7f0e197d91","ref":"refs/heads/main","pushedAt":"2024-05-28T14:10:30.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"tree: Add smbios_processor_type\n\nChange-Id: I46f799ad255993ac42dab11b5c1d2608daa52b42\nSigned-off-by: Elyes Haouas \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82645\nReviewed-by: Eric Lai \nTested-by: build bot (Jenkins) ","shortMessageHtmlLink":"tree: Add smbios_processor_type"}},{"before":"94bfdd12821d0473e8bac1920342b0271a3771d5","after":"70de5bf9fdfeb33dfc717512e400b56ab02b165d","ref":"refs/heads/main","pushedAt":"2024-05-28T10:10:35.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"soc/intel/xeon_sp: Add PD_TYPE_CLUSTER\n\nAdd a new proximity type to represent the sub-NUMA cluster (SNC).\n\nThis patch adds necessary Xeon-SP common code level support for\nSNC support. When SNC on, each SNC cluster will have a proximity\ndomain. DIMMs and CPU cores are attached to SNC proximity domains\ninstead of the processor proximity domains.\n\nWith SNC, there are 3 types of proximity domains,\nPD_TYPE_PROCESSOR, PD_TYPE_GENERIC_INITIATOR and PD_TYPE_CLUSTER.\nproximity domain type checks in Xeon-SP codes are updated to\ncorrectly handle the adding of the new type.\n\nThis patch doesn't actually enable SNC. To fully enable SNC, SoC\ncodes need to override soc_get_cluster_count(), soc_set_cpu_node_\nid() and memory_to_pd(), and call soc_set_cpu_node_id() in its\nper-CPU init routine.\n\nChange-Id: I32558983780f302ff4893901540a90baebf47add\nSigned-off-by: Shuo Liu \nCo-authored-by: Ziang Wang \nCo-authored-by: Gang Chen \nReviewed-on: https://review.coreboot.org/c/coreboot/+/81443\nTested-by: build bot (Jenkins) \nReviewed-by: Lean Sheng Tan ","shortMessageHtmlLink":"soc/intel/xeon_sp: Add PD_TYPE_CLUSTER"}},{"before":"1361beefb5cbd974f727c0123fe8a45a3b2f0266","after":"94bfdd12821d0473e8bac1920342b0271a3771d5","ref":"refs/heads/main","pushedAt":"2024-05-28T04:11:04.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"tree: Remove unused \n\n header is used to define macros for handling variable\nargument lists in functions like printf. It does not depend on the string\nor memory manipulation functions provided by .\nSo let follow conventions and include only the necessary headers in each\nheader file.\n\nChange-Id: I07ffc65b7feefb8ec4ab8dd268113f9ed8d24685\nSigned-off-by: Elyes Haouas \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82664\nReviewed-by: Maximilian Brune \nTested-by: build bot (Jenkins) ","shortMessageHtmlLink":"tree: Remove unused <stdarg.h>"}},{"before":"dfad318095e76031ffb2d7695f45dd1f88346934","after":"1361beefb5cbd974f727c0123fe8a45a3b2f0266","ref":"refs/heads/main","pushedAt":"2024-05-28T02:10:51.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"soc/mediatek/mt8188: Decrease OP-TEE image size from 80 MB to 70 MB\n\nThe secure buffer shrank from 42 MB to 32 MB, decreasing the total\nOP-TEE image size from 80 MB to 70 MB.\n\nBUG=b:246837563\nTEST=emerge-geralt coreboot\n build coreboot and verify SVP works well\n\nChange-Id: I6729e65f83ef994fe59b5bd4ed098e6d3a847695\nSigned-off-by: Gavin Liu \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82634\nTested-by: build bot (Jenkins) \nReviewed-by: Yidi Lin \nReviewed-by: Eric Lai \nReviewed-by: Yu-Ping Wu ","shortMessageHtmlLink":"soc/mediatek/mt8188: Decrease OP-TEE image size from 80 MB to 70 MB"}},{"before":"61f826bdf1f6850b88313c83620ee436ca1313cf","after":"dfad318095e76031ffb2d7695f45dd1f88346934","ref":"refs/heads/main","pushedAt":"2024-05-27T16:10:23.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"acpi/acpi_apic;arch/x86/acpi: better document ACPI_NO_PCAT_8259 case\n\nBoth acpi_create_madt_sci_override and acpi_sci_int have special\nhandling for the ACPI_NO_PCAT_8259 case, but those cases weren't exactly\nobvious, so add a comment with the reason for that.\n\nSigned-off-by: Felix Held \nChange-Id: Ia6dcf59d5ab9226c61e9c4af95a73a07771b71d1\nReviewed-on: https://review.coreboot.org/c/coreboot/+/82643\nReviewed-by: Nico Huber \nTested-by: build bot (Jenkins) ","shortMessageHtmlLink":"acpi/acpi_apic;arch/x86/acpi: better document ACPI_NO_PCAT_8259 case"}},{"before":"96a193afa67ecbce3d6c6d1228120717be19536a","after":"61f826bdf1f6850b88313c83620ee436ca1313cf","ref":"refs/heads/main","pushedAt":"2024-05-27T14:10:24.000Z","pushType":"push","commitsCount":6,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"mb/google/ovis/var/deku: Set PsysPL2 value to 178W\n\nAdjust setting as recommended by power team.\nAdd ramstage.c in Makefile.inc to set psys_pl2_watts in\nvariant_devtree_update().\n\nAlso copy CPU power limit values from ovis baseboard.\n\nBUG=b:320410462\nBRANCH=firmware-rex-15709.B\nTEST=FSP debug emerge-ovis coreboot intelfsp\n check overrides setting\n [INFO] CPU PsysPL2 = 178 Watts\n [INFO] Overriding PsysPL2 (178)\n [INFO] Overriding power limits PL1 (mW) (19000,28000) PL2 (mW)\n (64000, 64000) PL4 (W) (120)\n\nChange-Id: I9ce3a8f843a87e81d404778aaf250b876b6801eb\nSigned-off-by: Tony Huang \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82200\nTested-by: build bot (Jenkins) \nReviewed-by: Eric Lai \nReviewed-by: Sumeet R Pawnikar \nReviewed-by: Derek Huang ","shortMessageHtmlLink":"mb/google/ovis/var/deku: Set PsysPL2 value to 178W"}},{"before":"f4acef92333913c0b7e4cd7813149bfb527c165c","after":"96a193afa67ecbce3d6c6d1228120717be19536a","ref":"refs/heads/main","pushedAt":"2024-05-27T08:10:27.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"lint-stable-003-whitespace: Exclude DTB files\n\nThis excludes Devicetree blob files from the list of files to check for\nsuperfluous whitespaces. A DTB file has recently been added in commit\n33079b8174 (\"lib/device_tree: Add some FDT helper functions\").\n\nChange-Id: Ic25ee5361163446370c530cccefa3bf085895d15\nSigned-off-by: Maximilian Brune \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82638\nReviewed-by: Eric Lai \nReviewed-by: Lean Sheng Tan \nReviewed-by: Shuo Liu \nTested-by: build bot (Jenkins) ","shortMessageHtmlLink":"lint-stable-003-whitespace: Exclude DTB files"}},{"before":"afa39105d8e09e5bc9ce2053b10a40839ab9fddd","after":"f4acef92333913c0b7e4cd7813149bfb527c165c","ref":"refs/heads/main","pushedAt":"2024-05-26T12:10:13.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"Makefile: Warn if flexible array members are not at the end\n\nChange-Id: Ib704f7659d3b431ce7eebb4432c5b1a4272de3d2\nSigned-off-by: Elyes Haouas \nReviewed-on: https://review.coreboot.org/c/coreboot/+/77147\nReviewed-by: Maximilian Brune \nReviewed-by: Felix Singer \nTested-by: build bot (Jenkins) ","shortMessageHtmlLink":"Makefile: Warn if flexible array members are not at the end"}},{"before":"4244527d8ccf2256c567ec4c4091c5edad72d06c","after":"afa39105d8e09e5bc9ce2053b10a40839ab9fddd","ref":"refs/heads/main","pushedAt":"2024-05-26T02:10:14.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"libpayload: Add x86_64 (64-bit) support\n\nThis patch introduces x86_64 (64-bit) support to the payload, building\nupon the existing x86 (32-bit) architecture. Files necessary for 64-bit\ncompilation are now guarded by the `CONFIG_LP_ARCH_X86_64` Kconfig\noption.\n\nBUG=b:242829490\nTEST=Able to verify all valid combinations between coreboot and\npayload with this patch.\n\nPayload Entry Point Behavior with below code.\n\n+----------------+--------------------+----------------------------+\n| LP_ARCH_X86_64 | Payload Entry Mode | Description |\n+----------------+--------------------+----------------------------+\n| No | 32-bit | Direct protected mode init |\n+----------------+--------------------+----------------------------+\n| Yes | 32-bit | Protected to long mode |\n+----------------+--------------------+----------------------------+\n| Yes | 64-bit | Long mode initialization |\n+----------------+--------------------+----------------------------+\n\nChange-Id: I69fda47bedf1a14807b1515c4aed6e3a1d5b8585\nSigned-off-by: Subrata Banik \nReviewed-on: https://review.coreboot.org/c/coreboot/+/81968\nReviewed-by: Julius Werner \nTested-by: build bot (Jenkins) ","shortMessageHtmlLink":"libpayload: Add x86_64 (64-bit) support"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEW1XtZAA","startCursor":null,"endCursor":null}},"title":"Activity · coreboot/coreboot"}