Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

pcie_fuzz: fuzz_mmio_bar() function should not read/write entry MMIO range. #1740

Open
congzhang0 opened this issue Apr 11, 2023 · 0 comments

Comments

@congzhang0
Copy link

congzhang0 commented Apr 11, 2023

The fuzz_mmio_bar() function is trying to read and write the entire MMIO range with DWORD, I think this approach is incorrect, at least the following two types of register cannot be read and written:

  1. The register is non-visible to firmware/driver/OS.
  2. The register with write-clear behaviour.

image

@congzhang0 congzhang0 changed the title pcie_fuzz: pcie_fuzz: fuzz_mmio_bar() function should not read/write entry MMIO range. Apr 11, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant