{"payload":{"header_redesign_enabled":false,"results":[{"id":"218417034","archived":false,"color":"#f34b7d","followers":331,"has_funding_file":false,"hl_name":"chipsalliance/Surelog","hl_trunc_description":"SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…","language":"C++","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":218417034,"name":"Surelog","owner_id":46612642,"owner_login":"chipsalliance","updated_at":"2024-05-07T15:01:14.689Z","has_issues":true}},"sponsorable":false,"topics":["parser","linter","preprocessor","antlr","verilog","python-api","systemverilog","uvm","elaboration","vpi","antlr4-grammar","parser-ast","vpi-api","vpi-standard"],"type":"Public","help_wanted_issues_count":2,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":88,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Achipsalliance%252FSurelog%2B%2Blanguage%253AC%252B%252B","metadata":null,"csrf_tokens":{"/chipsalliance/Surelog/star":{"post":"b7EQF8Ph4lxEZta5g0EcWQp1I0vbPlNy0ZDBWgb23lz4tmOAqLe8yXKZ_FfGwqLNmSTzTVwkpMT4D0-ARq-Zkg"},"/chipsalliance/Surelog/unstar":{"post":"8_BT71dnkmDblvNVJIvb6KUXOohBy7UmJ8GdCtk5a3eFTl4VUyc7Wp-69UNuKXH0OfAnve7m56KzSA2faYYUpw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"nx_SRbStvSua5aXvUZGyB4b2Hg-qkCGwt43LQNw8J0W_2Lw0d0ORVRtEIgQ-b2TpnSleEnfFvpG7lRM8OouAoQ"}}},"title":"Repository search results"}