{"payload":{"header_redesign_enabled":false,"results":[{"id":"289272005","archived":false,"color":"#adb2cb","followers":2,"has_funding_file":false,"hl_name":"aut-ce/CA208-Lab-Material","hl_trunc_description":"AUT Computer Architecture Laboratory Material and Template Sources","language":"VHDL","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":289272005,"name":"CA208-Lab-Material","owner_id":57200239,"owner_login":"aut-ce","updated_at":"2020-09-09T13:55:00.367Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","computer-architecture","homework-template"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":90,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aaut-ce%252FCA208-Lab-Material%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/aut-ce/CA208-Lab-Material/star":{"post":"8TQa8wN82Apy0ol7Gxdd39BGBThwSNnIPS-R7vUPMn4rqlj1-G7o_0VE5ac8QeM7CQ8xu6OwlNQp8Lz1lIzhfg"},"/aut-ce/CA208-Lab-Material/unstar":{"post":"at65aqa6w3PipAR4yaTSE95JxEaY1uMGKoQU7joO1obzJ-1irbCa1UpXb2jscwVCLlYEwNAel3bIxbOf3C7LeQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"GC8o1DCscP6vG_wr-KUDMkyuY8CxDXJdBcgpCBgtZ-l4V_1uf3Bp4_bVyEWIAgwmgqpoTmV5BAIQNKGS0l2Syg"}}},"title":"Repository search results"}