{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":34010185,"defaultBranch":"socfpga_v2023.10","name":"u-boot-socfpga","ownerLogin":"altera-opensource","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2015-04-15T18:05:22.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/11964751?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1715931908.0","currentOid":""},"activityList":{"items":[{"before":"21c70fefa4357251a235bceed536f33824737e3d","after":"0b3e82ca6e1e1859f7fc101987ac698f2743cc41","ref":"refs/heads/socfpga_v2023.10","pushedAt":"2024-05-17T07:43:05.000Z","pushType":"push","commitsCount":19,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"Revert \"HSD #15015996726: configs: Enable watchdog autostart in Agilex5\"\n\nThis reverts commit 76dc7cd8a748bcc634b302ccc12a22fcfbc5892f.","shortMessageHtmlLink":"Revert \"HSD #15015996726: configs: Enable watchdog autostart in Agilex5\""}},{"before":"ff416d887f993e0b0cd2f14cb2fb6b486ad6682f","after":"21c70fefa4357251a235bceed536f33824737e3d","ref":"refs/heads/socfpga_v2023.10","pushedAt":"2024-05-03T08:23:25.000Z","pushType":"push","commitsCount":21,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #14021724872-2: arm: socfpga: agilex5: Flushing only enabled SMC\n\nThis patch is to ensure flushing only enabled system memory cache for\nbetter performance\n\nSigned-off-by: Tien Fong Chee <tien.fong.chee@intel.com>","shortMessageHtmlLink":"HSD #14021724872-2: arm: socfpga: agilex5: Flushing only enabled SMC"}},{"before":"69d5338be07fba0c7c94579f38cc3c4014d1d355","after":"ff416d887f993e0b0cd2f14cb2fb6b486ad6682f","ref":"refs/heads/socfpga_v2023.10","pushedAt":"2024-04-19T09:22:46.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15015679266: drivers: i3c: Fix OD_TIMING for spike filter\n\nFix the I3C device with spike filter unable to detect issue by setting\ntHIGH_INIT to 200ns for first broadcast address.\nThis is according to MIPI SPEC 1.1.1 for first broadcast address.\nThis patch is migrated from Linux.\n\nSigned-off-by: Dinesh Maniyam <dinesh.maniyam@intel.com>","shortMessageHtmlLink":"HSD #15015679266: drivers: i3c: Fix OD_TIMING for spike filter"}},{"before":null,"after":"69d5338be07fba0c7c94579f38cc3c4014d1d355","ref":"refs/heads/socfpga_v2023.10","pushedAt":"2024-04-01T03:46:30.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15015566664: arm: socfpga: agilex5: Enable Peripherals\n\nRe-enable several peripherals; I2C, I3C, USB, watchdog, timer,\nSPI and NAND for Agilex5.\n\nSigned-off-by: Alif Zakuan Yuslaimi <alif.zakuan.yuslaimi@intel.com>","shortMessageHtmlLink":"HSD #15015566664: arm: socfpga: agilex5: Enable Peripherals"}},{"before":"14e5dc0d59381b43979ab059f1de9cf9afe3645a","after":"e70deebb7aa9a15af1bbc46502cbde19e09a2ce9","ref":"refs/heads/socfpga_v2023.07","pushedAt":"2024-03-22T16:54:55.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15015507511: socfpga: cyclone5: Changing CONFIG_HPS to CFG_HPS\n\nThis commit is to change in .py script of the cv_bsp_generator to change\nall namespace of CONFIG_HPS to CFG_HPS. This is to follow the changes\nfrom the community starting from U-boot v2023.01. Thus it will updated\nwith correct name format when run the cv_bsp_generator.py script.\n\nSigned-off-by: Muhammad Hazim Izzat Zamri <muhammad.hazim.izzat.zamri@intel.com>","shortMessageHtmlLink":"HSD #15015507511: socfpga: cyclone5: Changing CONFIG_HPS to CFG_HPS"}},{"before":"14ae9cafe4500f808177ac74b84545c3f5b72093","after":"c41126093e15da956921a0ba54c9e49a3e97158e","ref":"refs/heads/socfpga_v2023.04","pushedAt":"2024-03-22T16:54:51.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15015507511: socfpga: cyclone5: Changing CONFIG_HPS to CFG_HPS\n\nThis commit is to change in .py script of the cv_bsp_generator to change\nall namespace of CONFIG_HPS to CFG_HPS. This is to follow the changes\nfrom the community starting from U-boot v2023.01. Thus it will updated\nwith correct name format when run the cv_bsp_generator.py script.\n\nSigned-off-by: Muhammad Hazim Izzat Zamri <muhammad.hazim.izzat.zamri@intel.com>","shortMessageHtmlLink":"HSD #15015507511: socfpga: cyclone5: Changing CONFIG_HPS to CFG_HPS"}},{"before":"c3d58aa351adf90175591242a3073bcaeab0c2a8","after":"f3360c748785e5ffc2cd2abf15da5d71eb728c31","ref":"refs/heads/socfpga_agilex5-ES_RC","pushedAt":"2024-03-22T07:43:51.000Z","pushType":"push","commitsCount":35,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15015309150-5: ddr: altera: iossm: Remove hardcoded memory interface\n\nThis patch is remove the hardcoded memory interface and use the number of\nmemory interface retrieve from mailbox\n\nSigned-off-by: Teik Heng Chong <teik.heng.chong@intel.com>","shortMessageHtmlLink":"HSD #15015309150-5: ddr: altera: iossm: Remove hardcoded memory inter…"}},{"before":"4b66dd57fd53e8ea94d8f19aa5a87e192a3dddb8","after":"14e5dc0d59381b43979ab059f1de9cf9afe3645a","ref":"refs/heads/socfpga_v2023.07","pushedAt":"2024-02-09T10:09:04.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15015036930: configs: cyclone5: Remove duplicate configs for cyclone5\n\nThis commit is to remove duplicate configs that caused the override\nwarnings for this 4 configs when do compilation.\n\nSigned-off-by: Muhammad Hazim Izzat Zamri <muhammad.hazim.izzat.zamri@intel.com>","shortMessageHtmlLink":"HSD #15015036930: configs: cyclone5: Remove duplicate configs for cyc…"}},{"before":"668809725102d7cea22326f00421c39d33614904","after":"14ae9cafe4500f808177ac74b84545c3f5b72093","ref":"refs/heads/socfpga_v2023.04","pushedAt":"2024-02-09T10:09:00.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15015036930: configs: cyclone5: Remove duplicate configs for cyclone5\n\nThis commit is to remove duplicate configs that caused the override\nwarnings for this 4 configs when do compilation.\n\nSigned-off-by: Muhammad Hazim Izzat Zamri <muhammad.hazim.izzat.zamri@intel.com>","shortMessageHtmlLink":"HSD #15015036930: configs: cyclone5: Remove duplicate configs for cyc…"}},{"before":"b04dced0548e1736b036d5280a71ef1fceb4160e","after":"c3d58aa351adf90175591242a3073bcaeab0c2a8","ref":"refs/heads/socfpga_agilex5-ES_RC","pushedAt":"2024-01-23T08:41:17.000Z","pushType":"push","commitsCount":11,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #16023141957: arm: dts: agilex5: Add mask value for lwsoc2fpga\n\nAdd mask value for Light weight SoC2FPGA subnode in order for\nsecreg driver to set SOC2FPGA Security Control Register (SCR) bits\nproperly.\n\nSigned-off-by: Alif Zakuan Yuslaimi <alif.zakuan.yuslaimi@intel.com>","shortMessageHtmlLink":"HSD #16023141957: arm: dts: agilex5: Add mask value for lwsoc2fpga"}},{"before":"dab86d36f17b8c920acfd2349e657b00f0443c83","after":"4b66dd57fd53e8ea94d8f19aa5a87e192a3dddb8","ref":"refs/heads/socfpga_v2023.07","pushedAt":"2024-01-12T08:08:16.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15014762918: drivers: fpga: Enable FPGA bridge for Agilex7m\n\nAdd CONFIG_TARGET_SOCFPGA_AGILEX7 to enable FPGA bridge in Agilex7\nM-series.\n\nSigned-off-by: drosdi <danish.ahmad.rosdi@intel.com>","shortMessageHtmlLink":"HSD #15014762918: drivers: fpga: Enable FPGA bridge for Agilex7m"}},{"before":null,"after":"b04dced0548e1736b036d5280a71ef1fceb4160e","ref":"refs/heads/socfpga_agilex5-ES_RC","pushedAt":"2023-12-28T09:06:40.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15014949520: configs: socfpga_agilex5_defconfig: Update the bootcmd for autoboot\n\nUpdate the bootcmd for autoboot by searching the bootscript from\nboot media.\n\nSigned-off-by: Kah Jing Lee <kah.jing.lee@intel.com>","shortMessageHtmlLink":"HSD #15014949520: configs: socfpga_agilex5_defconfig: Update the boot…"}},{"before":"a08598d99fe40f5214922d30da9af9ef7a43f2fd","after":"668809725102d7cea22326f00421c39d33614904","ref":"refs/heads/socfpga_v2023.04","pushedAt":"2023-12-09T12:06:38.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15014704508: configs: cyclone5: Define CONFIG_USE_BOOTCOMMAND config to cyclone5\n\nRemove this CONFIG_USE_BOOTCOMMAND is not set in config flag to make sure\nit is been enabled in the configuration. Enable this option to be able to\nspecify CONFIG_BOOTCOMMAND as a string. With this config been enabled and\nautoboot also enabled, it will run CONFIG_BOOTCOMMAND automatically.\n\nSigned-off-by: Muhammad Hazim Izzat Zamri <muhammad.hazim.izzat.zamri@intel.com>","shortMessageHtmlLink":"HSD #15014704508: configs: cyclone5: Define CONFIG_USE_BOOTCOMMAND co…"}},{"before":null,"after":"dab86d36f17b8c920acfd2349e657b00f0443c83","ref":"refs/heads/socfpga_v2023.07","pushedAt":"2023-12-08T10:13:47.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15014695787: arm: dts: agilex7: Rename device tree to Agilex7m\n\nRename device tree to Agilex7 M-Series. Clean up the duplicate device tree\nand use the common device tree from Agilex\n\nSigned-off-by: Teik Heng Chong <teik.heng.chong@intel.com>","shortMessageHtmlLink":"HSD #15014695787: arm: dts: agilex7: Rename device tree to Agilex7m"}},{"before":"e116d3e605e8204696ec19215accc6f2e945464e","after":"a08598d99fe40f5214922d30da9af9ef7a43f2fd","ref":"refs/heads/socfpga_v2023.04","pushedAt":"2023-11-25T05:24:04.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15014639640: configs: cyclone5: Define CONFIG_SYS_TIMER_COUNTS_DOWN configs to cylone5 QSPI\n\nDefine CONFIG_SYS_TIMER_COUNTS_DOWN to socfpga_cyclone5_qspi_defconfig as\nthis is a missing config after the separation from general cyclone5\ndefconfig. This config is to make sure that the timer counts down and also\na system timer to generate clk ticks.\n\nSigned-off-by: Muhammad Hazim Izzat Zamri <muhammad.hazim.izzat.zamri@intel.com>","shortMessageHtmlLink":"HSD #15014639640: configs: cyclone5: Define CONFIG_SYS_TIMER_COUNTS_D…"}},{"before":"df8159c1e704dc445abdabc1dbe9484db867f5ba","after":"e116d3e605e8204696ec19215accc6f2e945464e","ref":"refs/heads/socfpga_v2023.04","pushedAt":"2023-11-11T04:53:14.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15014505415: ddr: altera: iossm: Poll emif ready signal for second port\n\nPoll emif ready signal for second port when dual port is set\n\nSigned-off-by: Teik Heng Chong <teik.heng.chong@intel.com>","shortMessageHtmlLink":"HSD #15014505415: ddr: altera: iossm: Poll emif ready signal for seco…"}},{"before":"d2d95a62e33767d29cd4fb1b7689042327addfc0","after":"df8159c1e704dc445abdabc1dbe9484db867f5ba","ref":"refs/heads/socfpga_v2023.04","pushedAt":"2023-10-18T09:24:17.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"configs: common: rename ubi partition to root\n\nThis patch is to revert ubi partition to root. This is to align with\nexisting agilex.\n\nSigned-off-by: Dinesh Maniyam <dinesh.maniyam@intel.com>","shortMessageHtmlLink":"configs: common: rename ubi partition to root"}},{"before":null,"after":"d2d95a62e33767d29cd4fb1b7689042327addfc0","ref":"refs/heads/socfpga_v2023.04","pushedAt":"2023-10-06T09:49:56.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15014302485-3: drivers: nand: Use existing API to bind chip to mtd\n\nThis patch is to properly bind chip to mtd by use existing API.\nPreviously, it causes the mtd->dev->parent to be wrongly allocated\nand causes memory corruption responsible for warm reset.\n\nSigned-off-by: Dinesh Maniyam <dinesh.maniyam@intel.com>","shortMessageHtmlLink":"HSD #15014302485-3: drivers: nand: Use existing API to bind chip to mtd"}},{"before":"8f4a358cbc616dcc66f6f5c27f402b6a7399f84c","after":"d77556ee142fdfe4fd892403c6b98cfef69ff773","ref":"refs/heads/socfpga_v2023.01","pushedAt":"2023-09-29T11:40:21.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15014205886: arch: arm: Kconfig: Set default COUNTER_FREQUENCY value for SoCFPGA devices\n\nSet the default value for COUNTER_FREQUENCY for all SoCFPGA devices\nto 400MHz.\n\nSigned-off-by: Alif Zakuan Yuslaimi <alif.zakuan.yuslaimi@intel.com>","shortMessageHtmlLink":"HSD #15014205886: arch: arm: Kconfig: Set default COUNTER_FREQUENCY v…"}},{"before":"b1598f9fda404684e726f4138aa2650d8742397a","after":"b56517573b02f683018e4599e77338e757c6a288","ref":"refs/heads/socfpga_v2022.10","pushedAt":"2023-09-29T11:40:17.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15014205886: arch: arm: Kconfig: Set default COUNTER_FREQUENCY value for SoCFPGA devices\n\nSet the default value for COUNTER_FREQUENCY for all SoCFPGA devices\nto 400MHz.\n\nSigned-off-by: Alif Zakuan Yuslaimi <alif.zakuan.yuslaimi@intel.com>","shortMessageHtmlLink":"HSD #15014205886: arch: arm: Kconfig: Set default COUNTER_FREQUENCY v…"}},{"before":"0fa4e757b5b31173f3e063430d72ef2ff30412b2","after":"8f4a358cbc616dcc66f6f5c27f402b6a7399f84c","ref":"refs/heads/socfpga_v2023.01","pushedAt":"2023-08-19T13:10:43.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"configs: defconfig: Add CONFIG_SYS_MMC_MAX_BLK_COUNT to defconfig\n\nAdd CONFIG_SYS_MMC_MAX_BLK_COUNT to set the limit size of sdmmc block size\nto 256. The limit is needed for SDMMC SDMA to read from SD card. The change\nis removed from socfpga_soc64_common.h in the v2023.01 release.\n\nSigned-off-by: Kah Jing Lee <kah.jing.lee@intel.com>","shortMessageHtmlLink":"configs: defconfig: Add CONFIG_SYS_MMC_MAX_BLK_COUNT to defconfig"}},{"before":null,"after":"0fa4e757b5b31173f3e063430d72ef2ff30412b2","ref":"refs/heads/socfpga_v2023.01","pushedAt":"2023-07-13T12:36:26.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"mmc: sdhci-cadence: Return error when fail to get SDMMC softreset\n\nThis patch is to return error when fail to get SDMMC softreset from\ndevice tree\n\nSigned-off-by: Teik Heng Chong <teik.heng.chong@intel.com>","shortMessageHtmlLink":"mmc: sdhci-cadence: Return error when fail to get SDMMC softreset"}},{"before":"fdfea6b32ffda17c9bc2eadfd81490fd86717dbd","after":"b1598f9fda404684e726f4138aa2650d8742397a","ref":"refs/heads/socfpga_v2022.10","pushedAt":"2023-07-07T12:44:52.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #14019548761: n5x: Incorrect SDR compatible string in sdram_n5x.c\n\nString defined in the sdram_n5x.c doesn't match with the corresponding\nstring defined in the device tree in socfpga_n5x-u-boot.dtsi. This\nincompatibility is a bug that caused the DDR Init state retention & DDR\ndata preservation issue.\n\nSigned-off-by: Durga Surya Rajesh Aki <durgax.surya.rajesh.aki@intel.com>","shortMessageHtmlLink":"HSD #14019548761: n5x: Incorrect SDR compatible string in sdram_n5x.c"}},{"before":"c41e3f8a9f27e19028ef96a46daf1055c4132acf","after":"ba6dd5380136d75d861b34e57f37a2280478a2f8","ref":"refs/heads/socfpga_v2022.07","pushedAt":"2023-07-07T12:44:48.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #14019516021: arm: dts: Revert all settings set for emulations\n\nThere were some device tree settings missing in uboot 2022.07 onwards.\nIn this commit, those missing changes were added back.\n\nSigned-off-by: Lokanathan, Raaj <raaj.lokanathan@intel.com>","shortMessageHtmlLink":"HSD #14019516021: arm: dts: Revert all settings set for emulations"}},{"before":"541b6afcb183ddb350ad367c9b63cc6db94c1f6e","after":"fdfea6b32ffda17c9bc2eadfd81490fd86717dbd","ref":"refs/heads/socfpga_v2022.10","pushedAt":"2023-06-23T13:29:34.353Z","pushType":"push","commitsCount":1,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"altera: n5x: Fix MEMCLKMGR_EXTCNTRST_C0CNTRST to bit(0)\n\nMEMCLKMGR_EXTCNTRST_C0CNTRST register defined as BIT[0] in documentation\nbut it is wrongly defined as BIT[7] in u-boot code. This register is used\nto hold associated pingpong counter in reset\nwhile PLL and 5:1 mux configuration is changed.\n\nSigned-off-by: Dinesh Maniyam <dinesh.maniyam@intel.com>","shortMessageHtmlLink":"altera: n5x: Fix MEMCLKMGR_EXTCNTRST_C0CNTRST to bit(0)"}},{"before":"61ae22e548ebda525d5216d107e45f20eca70537","after":"541b6afcb183ddb350ad367c9b63cc6db94c1f6e","ref":"refs/heads/socfpga_v2022.10","pushedAt":"2023-05-26T10:34:48.458Z","pushType":"push","commitsCount":1,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #18018343739: Add TSE PCS support\n\nAdd support for TSE PCS that uses SGMII adapter in designware when\nphy-mode in the device tree is set to sgmii.\n\nSigned-off-by: Lokanathan, Raaj <raaj.lokanathan@intel.com>","shortMessageHtmlLink":"HSD #18018343739: Add TSE PCS support"}},{"before":"123cc7934a82d162d6d505339ca8efb11e170030","after":"c41e3f8a9f27e19028ef96a46daf1055c4132acf","ref":"refs/heads/socfpga_v2022.07","pushedAt":"2023-05-26T10:34:44.947Z","pushType":"push","commitsCount":2,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15012971876: ddr: altera: n5x: Fix compilation warning\n\nThe current n5x has a compilation warning as shown below. This requires\nto be fixed.\n\n\"warning: implicit declaration of function reset_type_debug_print\"\n\nThis fixes the compilation warning mentioned above.\n\nSigned-off-by: Lokanathan, Raaj <raaj.lokanathan@intel.com>","shortMessageHtmlLink":"HSD #15012971876: ddr: altera: n5x: Fix compilation warning"}},{"before":"2374d01b3122b0734abd14ecaa74c0f510755902","after":"61ae22e548ebda525d5216d107e45f20eca70537","ref":"refs/heads/socfpga_v2022.10","pushedAt":"2023-04-13T12:15:49.000Z","pushType":"push","commitsCount":6,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15012965144: doc: README.socfpga: Add FPGA full reconfiguration flow\n\nAdding required steps of running proper FPGA full reconfiguration. These\nsteps are required to ensure all all outstanding traffic between MPFE to\nbridge and FPGA to bridge are completed before FPGA configuration.\n\nSigned-off-by: Tien Fong Chee <tien.fong.chee@intel.com>","shortMessageHtmlLink":"HSD #15012965144: doc: README.socfpga: Add FPGA full reconfiguration …"}},{"before":"f2d791e2153af5902d0951c08e7d5672fb68a0c9","after":"2374d01b3122b0734abd14ecaa74c0f510755902","ref":"refs/heads/socfpga_v2022.10","pushedAt":"2023-03-30T15:26:51.203Z","pushType":"push","commitsCount":5,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"HSD #15012971876: ddr: altera: n5x: Fix compilation warning\n\nThe current n5x has a compilation warning as shown below. This requires\nto be fixed.\n\n\"warning: implicit declaration of function reset_type_debug_print\"\n\nThis fixes the compilation warning mentioned above.\n\nSigned-off-by: Lokanathan, Raaj <raaj.lokanathan@intel.com>","shortMessageHtmlLink":"HSD #15012971876: ddr: altera: n5x: Fix compilation warning"}},{"before":null,"after":"59fa16103955c4d0347d19fff76a80f40ce2d6f1","ref":"refs/heads/socfpga_agilex5-23.1_RC","pushedAt":"2023-03-30T10:11:48.938Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"drosdi","name":null,"path":"/drosdi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/99788367?s=80&v=4"},"commit":{"message":"configs: defconfig: Enable APB Timer in agilex5\n\nEnable Synopsis APB Timer in agilex5.\n\nSigned-off-by: Dinesh Maniyam <dinesh.maniyam@intel.com>","shortMessageHtmlLink":"configs: defconfig: Enable APB Timer in agilex5"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAETKVFZwA","startCursor":null,"endCursor":null}},"title":"Activity · altera-opensource/u-boot-socfpga"}