{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":26883874,"defaultBranch":"master","name":"verilog-ethernet","ownerLogin":"alexforencich","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2014-11-19T22:04:53.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/508807?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1609217067.0","currentOid":""},"activityList":{"items":[{"before":"839fe8cbbee9fc03654e3ebf758c5464bb32082b","after":"baac5f8d811d43853d59d69957975ead8bbed088","ref":"refs/heads/master","pushedAt":"2024-02-13T01:30:49.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Reorganize PTP timestamp capture logic; determine PTP clock step size from PTP time instead of parameters\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Reorganize PTP timestamp capture logic; determine PTP clock step size…"}},{"before":"c5d069444ab9f912140e4fbb8b56e0e406d5f861","after":"839fe8cbbee9fc03654e3ebf758c5464bb32082b","ref":"refs/heads/master","pushedAt":"2024-02-11T21:03:53.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Add ptp_td_rel2tod module for timestamp reconstruction\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Add ptp_td_rel2tod module for timestamp reconstruction"}},{"before":"870cebb798fce9be3261c73a69c0a9858aac0d47","after":"c5d069444ab9f912140e4fbb8b56e0e406d5f861","ref":"refs/heads/master","pushedAt":"2024-02-11T21:01:09.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Move alternate offset switch near the end of the current second to extend reconstruction range for timestamps in the past\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Move alternate offset switch near the end of the current second to ex…"}},{"before":"ae942ad535d7374cc9598fe5c7703360d920922b","after":"870cebb798fce9be3261c73a69c0a9858aac0d47","ref":"refs/heads/master","pushedAt":"2024-02-11T21:00:44.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Clean up PTP parameters on MACs\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Clean up PTP parameters on MACs"}},{"before":"daf484f935ad8c67794143eb2d6978a57c6649ed","after":"ae942ad535d7374cc9598fe5c7703360d920922b","ref":"refs/heads/master","pushedAt":"2024-02-11T02:41:13.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Add ptp_td_rel2tod module for timestamp reconstruction\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Add ptp_td_rel2tod module for timestamp reconstruction"}},{"before":"b277bf596d2375f977eb0285d83de52cad88869e","after":"daf484f935ad8c67794143eb2d6978a57c6649ed","ref":"refs/heads/master","pushedAt":"2024-02-11T02:34:50.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Add ptp_td_rel2tod module for timestamp reconstruction\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Add ptp_td_rel2tod module for timestamp reconstruction"}},{"before":"22abe6cacb0c6b26de606a2348f746419fbcec0b","after":"b277bf596d2375f977eb0285d83de52cad88869e","ref":"refs/heads/master","pushedAt":"2024-02-11T02:34:13.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Add ptp_td_rel2tod module for timestamp reconstruction\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Add ptp_td_rel2tod module for timestamp reconstruction"}},{"before":"0ac15c68727cd76af69a8d0e08db030b8eaeeb8e","after":"22abe6cacb0c6b26de606a2348f746419fbcec0b","ref":"refs/heads/master","pushedAt":"2024-02-06T04:06:14.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"merged changes in axis","shortMessageHtmlLink":"merged changes in axis"}},{"before":"eb0f01f2764d0f33b45867cf55e7ea0be3104148","after":"0ac15c68727cd76af69a8d0e08db030b8eaeeb8e","ref":"refs/heads/master","pushedAt":"2024-02-06T01:03:02.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Split out and pipeline relative timestamp LSB increment in PTP TD leaf clock\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Split out and pipeline relative timestamp LSB increment in PTP TD lea…"}},{"before":"54c74c96a06e1717e2d64ebda62da49c938d5a4e","after":"eb0f01f2764d0f33b45867cf55e7ea0be3104148","ref":"refs/heads/master","pushedAt":"2024-02-05T22:40:05.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Rework MAC TX error handling to streamline logic; pad errored frames to avoid generating runt frames\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Rework MAC TX error handling to streamline logic; pad errored frames …"}},{"before":"e24f887009f62b71e7209c6f1779fbca16b4e606","after":"54c74c96a06e1717e2d64ebda62da49c938d5a4e","ref":"refs/heads/master","pushedAt":"2024-01-30T07:10:57.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Split out and pipeline relative timestamp LSB increment in PTP TD leaf clock\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Split out and pipeline relative timestamp LSB increment in PTP TD lea…"}},{"before":"12744433de03b28ba4b0081ad3f49b150327b8fc","after":"e24f887009f62b71e7209c6f1779fbca16b4e606","ref":"refs/heads/master","pushedAt":"2024-01-30T00:16:26.000Z","pushType":"push","commitsCount":8,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Add TX underrun and error tests\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Add TX underrun and error tests"}},{"before":"b4d09cbbdf5f88ebffa54af17ce7dd638fbf732c","after":"12744433de03b28ba4b0081ad3f49b150327b8fc","ref":"refs/heads/master","pushedAt":"2024-01-17T23:11:12.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"merged changes in axis","shortMessageHtmlLink":"merged changes in axis"}},{"before":"f313fafc7025a0e915a930d1bf178c122b838db5","after":"b4d09cbbdf5f88ebffa54af17ce7dd638fbf732c","ref":"refs/heads/master","pushedAt":"2024-01-17T01:02:00.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"More extensive overhaul of the PTP period output module to improve resource consumption and parallelize computation\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"More extensive overhaul of the PTP period output module to improve re…"}},{"before":"f400372b1c333efef806178cc94a49dec1cf378f","after":"f313fafc7025a0e915a930d1bf178c122b838db5","ref":"refs/heads/master","pushedAt":"2024-01-16T06:56:31.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Separate locked status from fast-forward mode in PTP period output module\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Separate locked status from fast-forward mode in PTP period output mo…"}},{"before":"b22db1d2d2456e0a122f8c53c3dde2260dcf0c6e","after":"f400372b1c333efef806178cc94a49dec1cf378f","ref":"refs/heads/master","pushedAt":"2024-01-15T04:51:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Add missing assign to frame_min_count_reg in axis_xgmii_tx_32 module\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Add missing assign to frame_min_count_reg in axis_xgmii_tx_32 module"}},{"before":"dce0c92a57ef359e6f6c8f986e2bd80df3acb684","after":"b22db1d2d2456e0a122f8c53c3dde2260dcf0c6e","ref":"refs/heads/master","pushedAt":"2024-01-15T03:18:21.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Add CRC state registers where possible to 10G/25G MAC modules\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Add CRC state registers where possible to 10G/25G MAC modules"}},{"before":"dd979247142885400eb79ede3333ebdfcb0d5f5b","after":"dce0c92a57ef359e6f6c8f986e2bd80df3acb684","ref":"refs/heads/master","pushedAt":"2023-12-02T09:30:23.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Rework PHC to register shared adder outputs for improved timing performance\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Rework PHC to register shared adder outputs for improved timing perfo…"}},{"before":"da3ad25edaddb81b35292dfc093ad0f75743af9d","after":"dd979247142885400eb79ede3333ebdfcb0d5f5b","ref":"refs/heads/master","pushedAt":"2023-12-02T06:06:05.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Prevent stale data frim being used to sync leaf clock\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Prevent stale data frim being used to sync leaf clock"}},{"before":"48147bb4fc327d987f619e6ba5f1002f6d454440","after":"da3ad25edaddb81b35292dfc093ad0f75743af9d","ref":"refs/heads/master","pushedAt":"2023-12-02T04:57:28.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Add test for PCIe spread spectrum clocking\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Add test for PCIe spread spectrum clocking"}},{"before":"5560fa2b3276b8a1a893bdc64e70e45eb49191e3","after":"48147bb4fc327d987f619e6ba5f1002f6d454440","ref":"refs/heads/master","pushedAt":"2023-12-02T02:55:56.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Prevent stale data from being used to sync leaf clock\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Prevent stale data from being used to sync leaf clock"}},{"before":"7f9fed6f84f8558c562ac15eff8a317d1f50325a","after":"5560fa2b3276b8a1a893bdc64e70e45eb49191e3","ref":"refs/heads/master","pushedAt":"2023-12-01T06:26:13.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Fix timestamp capture/sync logic\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Fix timestamp capture/sync logic"}},{"before":"fe5f6aa3f5882b4d84589348c0a11f5eaf5ab4d9","after":"7f9fed6f84f8558c562ac15eff8a317d1f50325a","ref":"refs/heads/master","pushedAt":"2023-11-11T00:56:48.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Update readme\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Update readme"}},{"before":"bd8e8e5b20b3c7ed4348c69f91f34dd834ea1456","after":"fe5f6aa3f5882b4d84589348c0a11f5eaf5ab4d9","ref":"refs/heads/master","pushedAt":"2023-11-10T23:33:29.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Merge AU50 into Alveo example design\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Merge AU50 into Alveo example design"}},{"before":"b5c48799b7af97bada15b396e02e58f4b528b1cb","after":"bd8e8e5b20b3c7ed4348c69f91f34dd834ea1456","ref":"refs/heads/master","pushedAt":"2023-11-07T21:07:18.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Add PTP time distribution components\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Add PTP time distribution components"}},{"before":"3eb2d08df029486529a649b22b7e04f576db11c7","after":"b5c48799b7af97bada15b396e02e58f4b528b1cb","ref":"refs/heads/master","pushedAt":"2023-11-07T21:03:31.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Add PTP time distribution components\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Add PTP time distribution components"}},{"before":"009560f583ee35ad4cdfccfe0ce8bc47b7ce200c","after":"3eb2d08df029486529a649b22b7e04f576db11c7","ref":"refs/heads/master","pushedAt":"2023-11-07T20:51:52.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Add PTP time distribution components\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Add PTP time distribution components"}},{"before":"49513b45d4a31ffe329bc3e90b0049c0be972b48","after":"009560f583ee35ad4cdfccfe0ce8bc47b7ce200c","ref":"refs/heads/master","pushedAt":"2023-11-07T20:18:59.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Use latest version of cocotbext-eth\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Use latest version of cocotbext-eth"}},{"before":"e84da8dbfb48689d41c9bd7b581721c1ebf5271c","after":"49513b45d4a31ffe329bc3e90b0049c0be972b48","ref":"refs/heads/master","pushedAt":"2023-10-13T05:51:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Merge AU200, AU250, and VCU1525 designs\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Merge AU200, AU250, and VCU1525 designs"}},{"before":"5ff1e17a294a5070a325f191f3c8274cdf49c57b","after":"e84da8dbfb48689d41c9bd7b581721c1ebf5271c","ref":"refs/heads/master","pushedAt":"2023-09-27T06:12:59.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Update HTG-9200 readmes\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Update HTG-9200 readmes"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAD-QIAzQA","startCursor":null,"endCursor":null}},"title":"Activity · alexforencich/verilog-ethernet"}