{"payload":{"header_redesign_enabled":false,"results":[{"id":"128659832","archived":false,"color":"#b2b7f8","followers":70,"has_funding_file":false,"hl_name":"adumont/hrm-cpu","hl_trunc_description":"Human Resource Machine - CPU Design #HRM","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":128659832,"name":"hrm-cpu","owner_id":333274,"owner_login":"adumont","updated_at":"2021-02-14T20:55:22.317Z","has_issues":true}},"sponsorable":false,"topics":["cpu","fsm","fpga","verilog","human-resource-machine","hrm","logisim","fpgawars","data-path","control-signals"],"type":"Public","help_wanted_issues_count":2,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":55,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aadumont%252Fhrm-cpu%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/adumont/hrm-cpu/star":{"post":"0-JZ69PbCe-1sN2cmwE1mXtnnc0oFzbWCRV8z1V9T5s7dqotqtCO2TQNPSPIjoQdUSq4BCuh70L-XnHztDQQag"},"/adumont/hrm-cpu/unstar":{"post":"0XLrWuioc75LDJsURy08VTx9wFjaoM8hnk7A1HH2DbMAeyd_MxnQ3nRB6UCdGh_rM0CZKTj6WFexeTK18lqUAA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"LXZicR9HLmAAJGkWp9oK9wHcCxaI9_pmLslDxLXMs825ObVnwg0ShhpvjnK3eRT7fizGymg3XYVdBBpjSp0u7g"}}},"title":"Repository search results"}