{"payload":{"header_redesign_enabled":false,"results":[{"id":"346750536","archived":false,"color":"#b2b7f8","followers":90,"has_funding_file":false,"hl_name":"YosysHQ/riscv-formal","hl_trunc_description":"RISC-V Formal Verification Framework","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":346750536,"name":"riscv-formal","owner_id":35169771,"owner_login":"YosysHQ","updated_at":"2024-05-09T05:40:44.752Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":61,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AYosysHQ%252Friscv-formal%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/YosysHQ/riscv-formal/star":{"post":"RTliremRpUEtFWfV80UxWp8RGOuxvmkSvQZuOb63hTaQ6QUC98yZuq5np7CJEiatV8oJxqG4EqhozFmUwMTwkg"},"/YosysHQ/riscv-formal/unstar":{"post":"jKOsiSQHlCbcjtXMJ26g-1W6Qk0iKZcVDFie-kqBFVbXH17fwTKGiW_mAsK0SW0uQW7Udp54IkF0GYNFt4IWvQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"bo2moxOB_dUNBpvqAL73oYlBA-8rqifBI6KPnesubkn1-57ET4itPr1vWvTpCDrzVG8mMfCtt6cfpb852l6_xQ"}}},"title":"Repository search results"}