{"payload":{"header_redesign_enabled":false,"results":[{"id":"215293345","archived":false,"color":"#e4cc98","followers":2,"has_funding_file":false,"hl_name":"RISCV-on-Microsemi-FPGA/Future-Avalanche-Board","hl_trunc_description":"Future Avalanche Board","language":"Tcl","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":215293345,"name":"Future-Avalanche-Board","owner_id":20753910,"owner_login":"RISCV-on-Microsemi-FPGA","updated_at":"2021-05-20T10:47:41.536Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":68,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ARISCV-on-Microsemi-FPGA%252FFuture-Avalanche-Board%2B%2Blanguage%253ATcl","metadata":null,"csrf_tokens":{"/RISCV-on-Microsemi-FPGA/Future-Avalanche-Board/star":{"post":"6ExUure-FgJ3DMtaoQtyjBgIxTqObLBiYrVEqHzupW6EnvOvB2wRAVGi2SIW6aGv_CUSmcgciwbqh-zR_xUA9w"},"/RISCV-on-Microsemi-FPGA/Future-Avalanche-Board/unstar":{"post":"xYLyL2xNXjt30qPChbHqlRlqZ45rWiJX_yeJsw2nU0QROcki8zqRIr1k_RKkPySpc_ZeeLoR71J5ZfE0d8poSQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"FBhzsaU6M4T0t7-zpyeAHx1zVQG_F7Zsq-pYa1ZitLReH0qvfZKPr7Y1jhYIM-yzToum8bDmDgBhdyYBSkfLsA"}}},"title":"Repository search results"}