{"payload":{"header_redesign_enabled":false,"results":[{"id":"271929004","archived":false,"color":"#c22d40","followers":4400,"has_funding_file":false,"hl_name":"OpenXiangShan/XiangShan","hl_trunc_description":"Open-source high-performance RISC-V processor","language":"Scala","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":271929004,"name":"XiangShan","owner_id":66780499,"owner_login":"OpenXiangShan","updated_at":"2024-06-06T10:29:25.897Z","has_issues":true}},"sponsorable":false,"topics":["chisel","risc-v","microarchitecture"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":71,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AOpenXiangShan%252FXiangShan%2B%2Blanguage%253AScala","metadata":null,"csrf_tokens":{"/OpenXiangShan/XiangShan/star":{"post":"v28Xmb2fMDjP3DTTCQ9Df27CHwgI2_n1tKI0J-_4i1AezNwyVbV0RyctZXsM1J4VVRmWxtj2vHgUndwjNkKoPA"},"/OpenXiangShan/XiangShan/unstar":{"post":"KWZvYwKQMpcrGMsJ736ndHNE1WToVhHiBWLye4CgJNaVqtyIdQhSHCPslBFjrUxSbAnvWfTB5ggMRNpseWm9fA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"VJWq4ZGSQfV2H1cDgjsLyuoLqk_4AWvgWDnF5WtUZe2W0UeTflFoSpFQsaYvxAEfuAtp_8YGUN7cH35PhqY-Ug"}}},"title":"Repository search results"}