{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":271929004,"defaultBranch":"master","name":"XiangShan","ownerLogin":"OpenXiangShan","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2020-06-13T02:51:28.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/66780499?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1717667228.0","currentOid":""},"activityList":{"items":[{"before":"9996454ab38055cb316053fcff9f16122c87ab9c","after":"98cc2670a61867e4f81767ec7da099f1841dfad3","ref":"refs/heads/new-csr-merge-master","pushedAt":"2024-06-06T10:29:25.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"wissygh","name":"Guanghui Cheng","path":"/wissygh","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/41678041?s=80&v=4"},"commit":{"message":"NewCSR: support vu/vs entry debugMode","shortMessageHtmlLink":"NewCSR: support vu/vs entry debugMode"}},{"before":"29f2acc3f2355bffa9ea0ed08c50254e3f291178","after":"9996454ab38055cb316053fcff9f16122c87ab9c","ref":"refs/heads/new-csr-merge-master","pushedAt":"2024-06-06T10:21:35.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wissygh","name":"Guanghui Cheng","path":"/wissygh","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/41678041?s=80&v=4"},"commit":{"message":"NewCSR: support vu/vs entry debugMode","shortMessageHtmlLink":"NewCSR: support vu/vs entry debugMode"}},{"before":"95f13124788587d58c049fcb06d57280360ccbb3","after":null,"ref":"refs/heads/fix-vsetvl","pushedAt":"2024-06-06T09:47:08.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"Ziyue-Zhang","name":null,"path":"/Ziyue-Zhang","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46214232?s=80&v=4"}},{"before":"95e6033719360d71da91a88a4f98f2f93ed276c7","after":"0f423558e565ea1f21b159fe1c64b004622ec519","ref":"refs/heads/master","pushedAt":"2024-06-06T09:47:07.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Ziyue-Zhang","name":null,"path":"/Ziyue-Zhang","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46214232?s=80&v=4"},"commit":{"message":"vtype: fix bug when vsetvl instruction's rd and rs1 are x0 (#3039)\n\n* fix uop split bug for vsetvl when rd and rs1 are 0, the first uop use\r\nwrong source register\r\n* fix vtype writeback logic, add mux to choose vtype from intExu or\r\nvfExu","shortMessageHtmlLink":"vtype: fix bug when vsetvl instruction's rd and rs1 are x0 (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2333757560\" data-permission-text=\"Title is private\" data-url=\"https://github.com/OpenXiangShan/XiangShan/issues/3039\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/OpenXiangShan/XiangShan/pull/3039/hovercard\" href=\"https://github.com/OpenXiangShan/XiangShan/pull/3039\">#3039</a>)"}},{"before":null,"after":"267599f4fda8113e481773a0a0883659307d5bdd","ref":"refs/heads/fixsqrt","pushedAt":"2024-06-06T08:25:16.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"lewislzh","name":null,"path":"/lewislzh","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86838383?s=80&v=4"},"commit":{"message":"bump yunsuan : Fpu,fsqrt: fix error when computing square roots for powers of 2 and sNan qNan error","shortMessageHtmlLink":"bump yunsuan : Fpu,fsqrt: fix error when computing square roots for p…"}},{"before":"ccdc58fb16e55dcc9723eba1a90676cad5f54ec9","after":null,"ref":"refs/heads/fixcompress","pushedAt":"2024-06-06T08:17:56.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"lewislzh","name":null,"path":"/lewislzh","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86838383?s=80&v=4"}},{"before":null,"after":"ccdc58fb16e55dcc9723eba1a90676cad5f54ec9","ref":"refs/heads/fixcompress","pushedAt":"2024-06-06T08:17:06.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"lewislzh","name":null,"path":"/lewislzh","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86838383?s=80&v=4"},"commit":{"message":"bump yunsuan : Fpu,fsqrt: fix error when computing square roots for powers of 2 and sNan qNan error","shortMessageHtmlLink":"bump yunsuan : Fpu,fsqrt: fix error when computing square roots for p…"}},{"before":"02b06c975b4ea964b647a696cb09d2a74958f47a","after":null,"ref":"refs/heads/fixcompress","pushedAt":"2024-06-06T08:13:33.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"lewislzh","name":null,"path":"/lewislzh","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86838383?s=80&v=4"}},{"before":null,"after":"02b06c975b4ea964b647a696cb09d2a74958f47a","ref":"refs/heads/fixcompress","pushedAt":"2024-06-06T08:12:06.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"lewislzh","name":null,"path":"/lewislzh","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86838383?s=80&v=4"},"commit":{"message":"bump yunsuan : Fpu,fsqrt: fix error when computing square roots for powers of 2 and sNan qNan error","shortMessageHtmlLink":"bump yunsuan : Fpu,fsqrt: fix error when computing square roots for p…"}},{"before":"b77fdb8e6f6678f14684be67ac06f665ecb18c10","after":"29f2acc3f2355bffa9ea0ed08c50254e3f291178","ref":"refs/heads/new-csr-merge-master","pushedAt":"2024-06-06T07:55:33.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wissygh","name":"Guanghui Cheng","path":"/wissygh","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/41678041?s=80&v=4"},"commit":{"message":"NewCSR: parameterized tselect's width","shortMessageHtmlLink":"NewCSR: parameterized tselect's width"}},{"before":"cc90b2290903034aacec7e72751663ec2972307d","after":null,"ref":"refs/heads/fix-cg-misalign-2406","pushedAt":"2024-06-06T07:50:50.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"Tang-Haojin","name":"Tang Haojin","path":"/Tang-Haojin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46089480?s=80&v=4"}},{"before":"58cb1b0b6bd1a77315b3851d1cb42a07c4d215ef","after":"95e6033719360d71da91a88a4f98f2f93ed276c7","ref":"refs/heads/master","pushedAt":"2024-06-06T07:50:49.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Tang-Haojin","name":"Tang Haojin","path":"/Tang-Haojin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46089480?s=80&v=4"},"commit":{"message":"prefetch: fix misalign of the control signal for prefetch pc (#3036)","shortMessageHtmlLink":"prefetch: fix misalign of the control signal for prefetch pc (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2332719425\" data-permission-text=\"Title is private\" data-url=\"https://github.com/OpenXiangShan/XiangShan/issues/3036\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/OpenXiangShan/XiangShan/pull/3036/hovercard\" href=\"https://github.com/OpenXiangShan/XiangShan/pull/3036\">#3036</a>)"}},{"before":"b79c840b556cbf311929047b319e195964971c95","after":"b77fdb8e6f6678f14684be67ac06f665ecb18c10","ref":"refs/heads/new-csr-merge-master","pushedAt":"2024-06-06T07:27:53.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wissygh","name":"Guanghui Cheng","path":"/wissygh","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/41678041?s=80&v=4"},"commit":{"message":"NewCSR: support Sscopfpmf","shortMessageHtmlLink":"NewCSR: support Sscopfpmf"}},{"before":"fbc33e6fb814ee8b81bad59e16a3d49c339e7e36","after":"7f5b4659cec87f5b6beba535cddc7cc18575396c","ref":"refs/heads/new-chi-top","pushedAt":"2024-06-06T04:28:48.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"Tang-Haojin","name":"Tang Haojin","path":"/Tang-Haojin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46089480?s=80&v=4"},"commit":{"message":"noctop: add selection of imsic protocal","shortMessageHtmlLink":"noctop: add selection of imsic protocal"}},{"before":"2e2f0458448c24c824328787c77e7da5bbd2ff66","after":null,"ref":"refs/heads/dev-beu-soc","pushedAt":"2024-06-06T04:28:24.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"linjuanZ","name":"zhanglinjuan","path":"/linjuanZ","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/37037507?s=80&v=4"}},{"before":"202ef6b06e1f95f6aa1168b5c433f9d3dcf51198","after":"58cb1b0b6bd1a77315b3851d1cb42a07c4d215ef","ref":"refs/heads/master","pushedAt":"2024-06-06T04:28:23.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"linjuanZ","name":"zhanglinjuan","path":"/linjuanZ","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/37037507?s=80&v=4"},"commit":{"message":"CoupledL2, Uncache, LSQ: support non-data error handling (#3042)\n\nAccording to CHI specification, a non-data error should be reported when\r\nan error is detected that is not related to data corruption. Typically\r\nthis error is reported for:\r\n* An attempt to access a location that does not exist.\r\n* An illegal access, such as a write to a read only location.\r\n* An attempt to use a transaction type that is not supported.\r\n\r\nWhile the second kind of errors can be resolved by PMA, the first and\r\nthe third kind of errors were not supported yet.\r\n\r\nThis commit implements non-data error handling path. MMIOBridge in\r\nCoupledL2 transfers CHI `RespErr` field downwards into TileLink `denied`\r\nfield upwards. Uncache in DCache passes the error to LSQ to generate\r\naccess fault exception:\r\n* For MMIO loads, UncacheBuffer writes back `exceptionVec` to LoadUnit\r\ns0 and informs exception address to ExceptionBuffer at the same time.\r\n* For MMIO stores, SQ writes back `exceptionVec` to Backend directly.\r\n\r\nBTW, data error is still not supported.","shortMessageHtmlLink":"CoupledL2, Uncache, LSQ: support non-data error handling (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2335197289\" data-permission-text=\"Title is private\" data-url=\"https://github.com/OpenXiangShan/XiangShan/issues/3042\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/OpenXiangShan/XiangShan/pull/3042/hovercard\" href=\"https://github.com/OpenXiangShan/XiangShan/pull/3042\">#3042</a>)"}},{"before":null,"after":"fbc33e6fb814ee8b81bad59e16a3d49c339e7e36","ref":"refs/heads/new-chi-top","pushedAt":"2024-06-06T03:18:24.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"Tang-Haojin","name":"Tang Haojin","path":"/Tang-Haojin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46089480?s=80&v=4"},"commit":{"message":"top: implement XSNocTop and standalone devices","shortMessageHtmlLink":"top: implement XSNocTop and standalone devices"}},{"before":null,"after":"9e663729d271795de4b9207d872f3172922d296b","ref":"refs/heads/fix-RegEnable","pushedAt":"2024-06-06T02:33:13.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"huxuan0307","name":"Xuan Hu","path":"/huxuan0307","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/39661208?s=80&v=4"},"commit":{"message":"LSQ: use RegNextWithEnable when RegEnable.next contains RegEnable.enable","shortMessageHtmlLink":"LSQ: use RegNextWithEnable when RegEnable.next contains RegEnable.enable"}},{"before":"e84efdcdf1172bd01d912c2cb40e3cecdd68449e","after":"980913b3a02c1e48ae7b8a332106cdd043f216b3","ref":"refs/heads/power-mem-clockgate-2405","pushedAt":"2024-06-05T15:21:02.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"Maxpicca-Li","name":"Yanqin Li","path":"/Maxpicca-Li","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60693260?s=80&v=4"},"commit":{"message":"clockgate: fix error_mux initialization to avoid undefined behavior","shortMessageHtmlLink":"clockgate: fix error_mux initialization to avoid undefined behavior"}},{"before":"442d85b86d825c32d14208a8d3f6d0e55c8edce0","after":"b79c840b556cbf311929047b319e195964971c95","ref":"refs/heads/new-csr-merge-master","pushedAt":"2024-06-05T10:30:17.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sinceforYy","name":"Zhaoyang You","path":"/sinceforYy","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/45031352?s=80&v=4"},"commit":{"message":"NewCSR: use rocketchip's CSR addr","shortMessageHtmlLink":"NewCSR: use rocketchip's CSR addr"}},{"before":null,"after":"00039200f2db674838c77c78646ba03c7c898922","ref":"refs/heads/hack-RegNext","pushedAt":"2024-06-05T09:53:28.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"huxuan0307","name":"Xuan Hu","path":"/huxuan0307","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/39661208?s=80&v=4"},"commit":{"message":"Hack RegNext API to find the problem that arg next contains enable","shortMessageHtmlLink":"Hack RegNext API to find the problem that arg next contains enable"}},{"before":"41dfff311ed2bf1dd99f6922044c1f5053b327d3","after":"e4da508fcb172f8f8a22712ff48fb60512b3d15b","ref":"refs/heads/fix-dcache","pushedAt":"2024-06-05T09:17:58.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"linjuanZ","name":"zhanglinjuan","path":"/linjuanZ","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/37037507?s=80&v=4"},"commit":{"message":"DCacheWrapper: add `valid` signal to prevent X-state propagation","shortMessageHtmlLink":"DCacheWrapper: add <code>valid</code> signal to prevent X-state propagation"}},{"before":null,"after":"9b676d55e1eaf4b283c9669c8be02e67baef0d48","ref":"refs/heads/code-valid-bundle-2406","pushedAt":"2024-06-05T09:09:45.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"Maxpicca-Li","name":"Yanqin Li","path":"/Maxpicca-Li","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60693260?s=80&v=4"},"commit":{"message":"L1CacheErrorInfo: code refactor for correct and convenient clockgate","shortMessageHtmlLink":"L1CacheErrorInfo: code refactor for correct and convenient clockgate"}},{"before":null,"after":"41dfff311ed2bf1dd99f6922044c1f5053b327d3","ref":"refs/heads/fix-dcache","pushedAt":"2024-06-05T09:00:41.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"linjuanZ","name":"zhanglinjuan","path":"/linjuanZ","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/37037507?s=80&v=4"},"commit":{"message":"MainPipe: set `full_overwrite` when each byte in store is masked","shortMessageHtmlLink":"MainPipe: set <code>full_overwrite</code> when each byte in store is masked"}},{"before":"4ea1dc2f9b73eae13225fdf6e9ea5595cabed928","after":"2e2f0458448c24c824328787c77e7da5bbd2ff66","ref":"refs/heads/dev-beu-soc","pushedAt":"2024-06-05T08:06:40.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"linjuanZ","name":"zhanglinjuan","path":"/linjuanZ","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/37037507?s=80&v=4"},"commit":{"message":"CoupledL2, Uncache, LSQ: support non-data error handling\n\nAccording to CHI specification, a non-data error should be reported when\nan error is detected that is not related to data corruption. Typically\nthis error is reported for:\n* An attempt to access a location that does not exist.\n* An illegal access, such as a write to a read only location.\n* An attempt to use a transaction type that is not supported.\nWhile the second kind of errors can be resolved by PMA, the first and\nthe third kind of errors were not supported yet.\n\nThis commit implements non-data error handling path. MMIOBridge in\nCoupledL2 transfers CHI `RespErr` field downwards into TileLink `denied`\nfield upwards. Uncache in DCache passes the error to LSQ to generate\naccess fault exception:\n* For MMIO loads, UncacheBuffer writes back `exceptionVec` to LoadUnit\n  s0 and informs exception address to ExceptionBuffer at the same time.\n* For MMIO stores, SQ writes back `exceptionVec` to Backend directly.\n\nBTW, data error is still not supported.","shortMessageHtmlLink":"CoupledL2, Uncache, LSQ: support non-data error handling"}},{"before":null,"after":"4ea1dc2f9b73eae13225fdf6e9ea5595cabed928","ref":"refs/heads/dev-beu-soc","pushedAt":"2024-06-05T07:56:08.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"linjuanZ","name":"zhanglinjuan","path":"/linjuanZ","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/37037507?s=80&v=4"},"commit":{"message":"CoupledL2, Uncache, LSQ: support non-data error handling\n\nAccording to CHI specification, a non-data error should be reported when\nan error is detected that is not related to data corruption. Typically\nthis error is reported for:\n* An attempt to access a location that does not exist.\n* An illegal access, such as a write to a read only location.\n* An attempt to use a transaction type that is not supported.\nWhile the second kind of errors can be resolved by PMA, the first and\nthe third kind of errors were not supported yet.\n\nThis commit implements non-data error handling path. MMIOBridge in\nCoupledL2 transfers CHI `RespErr` field downwards into TileLink `denied`\nfield upwards. Uncache in DCache passes the error to LSQ to generate\naccess fault exception:\n* For MMIO loads, UncacheBuffer writes back `exceptionVec` to LoadUnit\n  s0 and informs exception address to ExceptionBuffer at the same time.\n* For MMIO stores, SQ writes back `exceptionVec` to Backend directly.\n\nBTW, data error is still not supported.","shortMessageHtmlLink":"CoupledL2, Uncache, LSQ: support non-data error handling"}},{"before":"9a885903fd0ee40d89fa7114bc28460370d08ace","after":null,"ref":"refs/heads/fix-LLPTW-flush","pushedAt":"2024-06-05T07:53:34.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"pxk27","name":"Xiaokun-Pei","path":"/pxk27","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/76655214?s=80&v=4"}},{"before":null,"after":"7608f9a61bf1d554f02fbe4d7c7eff0c01b0127b","ref":"refs/heads/fix-flush","pushedAt":"2024-06-05T07:52:29.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"pxk27","name":"Xiaokun-Pei","path":"/pxk27","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/76655214?s=80&v=4"},"commit":{"message":"PTW, LLPTW: change the flush signal to be same to the flush in L2TLB","shortMessageHtmlLink":"PTW, LLPTW: change the flush signal to be same to the flush in L2TLB"}},{"before":"69d1caf6863d602afc33bb1e96d015ea063fe877","after":"9a885903fd0ee40d89fa7114bc28460370d08ace","ref":"refs/heads/fix-LLPTW-flush","pushedAt":"2024-06-05T07:46:12.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pxk27","name":"Xiaokun-Pei","path":"/pxk27","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/76655214?s=80&v=4"},"commit":{"message":"PTW, LLPTW: fix the bug about choosing satp or vsatp in S2xlate","shortMessageHtmlLink":"PTW, LLPTW: fix the bug about choosing satp or vsatp in S2xlate"}},{"before":"5b11065754a542e211c59b9fdce5b85616533777","after":"442d85b86d825c32d14208a8d3f6d0e55c8edce0","ref":"refs/heads/new-csr-merge-master","pushedAt":"2024-06-05T07:40:07.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"Tang-Haojin","name":"Tang Haojin","path":"/Tang-Haojin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46089480?s=80&v=4"},"commit":{"message":"NewCSR: Add CSR scountovf","shortMessageHtmlLink":"NewCSR: Add CSR scountovf"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEXg5A1QA","startCursor":null,"endCursor":null}},"title":"Activity · OpenXiangShan/XiangShan"}