{"payload":{"header_redesign_enabled":false,"results":[{"id":"229336893","archived":false,"color":"#adb2cb","followers":98,"has_funding_file":false,"hl_name":"OpenResearchInstitute/dvb_fpga","hl_trunc_description":"RTL implementation of components for DVB-S2 ","language":"VHDL","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":229336893,"name":"dvb_fpga","owner_id":15054369,"owner_login":"OpenResearchInstitute","updated_at":"2023-05-01T08:35:36.491Z","has_issues":true}},"sponsorable":false,"topics":["fpga","vhdl","hacktoberfest","ldpc-codes","dvb-s2","bch-fec"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":54,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AOpenResearchInstitute%252Fdvb_fpga%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/OpenResearchInstitute/dvb_fpga/star":{"post":"UOBwYpmeDnB9F9K7GAQpr6CTuTmGkP4B1sFHlh64zBn9bA0MLcKgDtYRHHwGyNBJsiuQUpUBrr-WGR0wjSZUTQ"},"/OpenResearchInstitute/dvb_fpga/unstar":{"post":"dgjwc5J9pO7zZ_cA1lVdbj5sABZxlh2XtHLpusBoDU_vBctwYS3y-rqGGOmagK_-vOfchSd-Q1qcsDL3DyNr3w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"7TjyxIjEsw-hdsGYgNDo9k4JVgAQBPdXe1z99rYOGGaAwSGtgIpHRrItetdQZdx8s5hTlFL8l7YdY514WNj5ww"}}},"title":"Repository search results"}