{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":229336893,"defaultBranch":"master","name":"dvb_fpga","ownerLogin":"OpenResearchInstitute","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2019-12-20T21:10:51.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/15054369?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1674951915.766054","currentOid":""},"activityList":{"items":[{"before":"8391c5a784535694192c81b073391125d174850f","after":"3e3af09368f8efaf483809f37f3c557fac1a2201","ref":"refs/heads/master","pushedAt":"2023-05-01T08:35:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"suoto","name":"Andre Souto","path":"/suoto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6818668?s=80&v=4"},"commit":{"message":"Updated to latest fpga_cores","shortMessageHtmlLink":"Updated to latest fpga_cores"}},{"before":"a9055b98a15c293a3d46fbb319f2e5246e78f3c3","after":"8391c5a784535694192c81b073391125d174850f","ref":"refs/heads/master","pushedAt":"2023-04-30T22:42:56.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"suoto","name":"Andre Souto","path":"/suoto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6818668?s=80&v=4"},"commit":{"message":"Changed metadata format to align with ETSI EN 302 307-1 Appendix I.2 -- Mode Adaptation input interface with in-band signalling.","shortMessageHtmlLink":"Changed metadata format to align with ETSI EN 302 307-1 Appendix I.2 …"}},{"before":"a22203f18dff06e22dfd58fff180668e9697cf04","after":"a192dfa00c209f6c48c064b292c924381676e6fc","ref":"refs/heads/change_metadata_format","pushedAt":"2023-04-30T20:08:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"suoto","name":"Andre Souto","path":"/suoto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6818668?s=80&v=4"},"commit":{"message":"Updating fpga_cores version","shortMessageHtmlLink":"Updating fpga_cores version"}},{"before":"90c16e0d04eed239e785d0a3be5a3f86f95801ff","after":"a22203f18dff06e22dfd58fff180668e9697cf04","ref":"refs/heads/change_metadata_format","pushedAt":"2023-03-25T17:49:46.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"suoto","name":"Andre Souto","path":"/suoto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6818668?s=80&v=4"},"commit":{"message":"Extracting input config port for debugging","shortMessageHtmlLink":"Extracting input config port for debugging"}},{"before":"cf07c7cd094c4e76f6e4161b696d0fec5480cd9b","after":"a9055b98a15c293a3d46fbb319f2e5246e78f3c3","ref":"refs/heads/master","pushedAt":"2023-03-20T23:22:47.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"suoto","name":"Andre Souto","path":"/suoto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6818668?s=80&v=4"},"commit":{"message":"Updating LiteFuty block design","shortMessageHtmlLink":"Updating LiteFuty block design"}},{"before":"ac8440f9256db9922e3691094cb112565114f6d8","after":"90c16e0d04eed239e785d0a3be5a3f86f95801ff","ref":"refs/heads/change_metadata_format","pushedAt":"2023-03-19T18:25:17.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"suoto","name":"Andre Souto","path":"/suoto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6818668?s=80&v=4"},"commit":{"message":"Moved synthesis to a separated workflow","shortMessageHtmlLink":"Moved synthesis to a separated workflow"}},{"before":"6f0ed752fe35fc5319734158078824037ef7ebfe","after":"ac8440f9256db9922e3691094cb112565114f6d8","ref":"refs/heads/change_metadata_format","pushedAt":"2023-03-19T18:22:51.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"suoto","name":"Andre Souto","path":"/suoto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6818668?s=80&v=4"},"commit":{"message":"Moved synthesis to a separated workflow","shortMessageHtmlLink":"Moved synthesis to a separated workflow"}},{"before":"16f71554f5ae7cafd4a80156d1765abb3af34ebe","after":"6f0ed752fe35fc5319734158078824037ef7ebfe","ref":"refs/heads/change_metadata_format","pushedAt":"2023-03-19T16:21:12.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"suoto","name":"Andre Souto","path":"/suoto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6818668?s=80&v=4"},"commit":{"message":"Broken up dvbs2_encoder_tb tests to make regular run quicker","shortMessageHtmlLink":"Broken up dvbs2_encoder_tb tests to make regular run quicker"}},{"before":"20195bcb150d2f5a0aeadaa297e4ddba842c6fad","after":"16f71554f5ae7cafd4a80156d1765abb3af34ebe","ref":"refs/heads/change_metadata_format","pushedAt":"2023-03-15T22:23:45.642Z","pushType":"push","commitsCount":1,"pusher":{"login":"suoto","name":"Andre Souto","path":"/suoto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6818668?s=80&v=4"},"commit":{"message":"Reduced the number of tests ran on dvbs2_encoder_tb","shortMessageHtmlLink":"Reduced the number of tests ran on dvbs2_encoder_tb"}},{"before":"bc16a147957f5db541345470bd02e2055073928e","after":"20195bcb150d2f5a0aeadaa297e4ddba842c6fad","ref":"refs/heads/change_metadata_format","pushedAt":"2023-03-14T23:27:23.881Z","pushType":"push","commitsCount":2,"pusher":{"login":"suoto","name":"Andre Souto","path":"/suoto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6818668?s=80&v=4"},"commit":{"message":"Refactoring run.py","shortMessageHtmlLink":"Refactoring run.py"}},{"before":"95b2071d6376e741e612e2025e73bc3657f1ae3a","after":"bc16a147957f5db541345470bd02e2055073928e","ref":"refs/heads/change_metadata_format","pushedAt":"2023-03-13T23:24:47.217Z","pushType":"push","commitsCount":3,"pusher":{"login":"suoto","name":"Andre Souto","path":"/suoto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6818668?s=80&v=4"},"commit":{"message":"m_tid could have invalid data in some cases","shortMessageHtmlLink":"m_tid could have invalid data in some cases"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADI4UsRwA","startCursor":null,"endCursor":null}},"title":"Activity · OpenResearchInstitute/dvb_fpga"}