{"payload":{"header_redesign_enabled":false,"results":[{"id":"207597256","archived":false,"color":"#6E4C13","followers":84,"has_funding_file":false,"hl_name":"Obijuan/RISC-V-FPGA","hl_trunc_description":" RISC-V CPU for OpenFPGAs, in Icestudio ","language":"Assembly","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":207597256,"name":"RISC-V-FPGA","owner_id":1286062,"owner_login":"Obijuan","updated_at":"2022-05-18T04:47:48.761Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":82,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AObijuan%252FRISC-V-FPGA%2B%2Blanguage%253AAssembly","metadata":null,"csrf_tokens":{"/Obijuan/RISC-V-FPGA/star":{"post":"DW-zZCIIIXEoknba8W0BZkjuRdql6FQJWIzFdQzz4kgimRTomyFrrwixhySyS3ATcp29jVc_lAtgbf_0JWAkbw"},"/Obijuan/RISC-V-FPGA/unstar":{"post":"cEuEPlQCqOnW9IKKHjUMwbskG3YO44TlhCyJdaxeuddpnLEHM3ch9pxjm8nFjPxUAKjr2kSLKzlL1G2TsLejag"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ZtqXosCf77HraSAp5GIPKdaLlKmKB6E9pIUoqUZ575rRJAY3-AX6bI9OKfU4VX1cT5LZZFTngmPGKAZ-l3f1vA"}}},"title":"Repository search results"}