{"payload":{"header_redesign_enabled":false,"results":[{"id":"37169223","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"ISURCL/A-Scalable-Unsegmented-Multi-port-Memory-for-FPGA-based-Systems","hl_trunc_description":"A library of on-chip multi-port memory cores designed for FPGAs","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":37169223,"name":"A-Scalable-Unsegmented-Multi-port-Memory-for-FPGA-based-Systems","owner_id":5057046,"owner_login":"ISURCL","updated_at":"2016-01-15T19:02:22.236Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":77,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AISURCL%252FA-Scalable-Unsegmented-Multi-port-Memory-for-FPGA-based-Systems%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ISURCL/A-Scalable-Unsegmented-Multi-port-Memory-for-FPGA-based-Systems/star":{"post":"rcfzCS0wknamxEe2Ds8GcxcplIpStkFj0aeIh4P2kyxXT5n4dZW8Ac2p3q6u7fPNtuICdbmV5_BjjMFEoobmiA"},"/ISURCL/A-Scalable-Unsegmented-Multi-port-Memory-for-FPGA-based-Systems/unstar":{"post":"rn7wOrSasG5_4dNyl5vDJ23kycnzhtqbrqmMjFBRMiHm2hgkBjY-LAwsmV9VxRs5G8fxjvjMKSVIMLu3JMsyRQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"61SMN2y8J1nvbmS8dH7o59-2VsMXa58H7vVF38WuDr_cc52MQgtwGPXqTAcYiocZEbYqWj1R2pMHXRcDLdTqxQ"}}},"title":"Repository search results"}