{"payload":{"header_redesign_enabled":false,"results":[{"id":"274442284","archived":false,"color":"#555555","followers":1460,"has_funding_file":false,"hl_name":"stnolting/neorv32","hl_trunc_description":"🖥️ A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent…","language":"C","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":274442284,"name":"neorv32","owner_id":22944758,"owner_login":"stnolting","updated_at":"2024-06-01T14:26:15.997Z","has_issues":true}},"sponsorable":false,"topics":["microcontroller","embedded","asic","cpu","fpga","processor","vhdl","gdb","riscv","rtl","verilog","safety","soc","risc-v","openocd","soft-core","system-on-chip","rv32","asip","neorv32"],"type":"Public","help_wanted_issues_count":2,"good_first_issue_issues_count":1,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":86,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Astnolting%252Fneorv32%2B%2Blanguage%253AC","metadata":null,"csrf_tokens":{"/stnolting/neorv32/star":{"post":"bDb82TkfzE3HdWkbw1s6T0aeKr1aKeA5qlweZHon8AmITSEPDZfkr15LP3UIsksrDJQHUtzeTFiQBPfnBOX8pg"},"/stnolting/neorv32/unstar":{"post":"hkJ5QTzllD1aMp_avXtfo7uaoL7PWMu6TLbIVYDhbFwQMeXOgKDAfEQSjs2Uqp7_jc4Mm9wWfUZhcLomXjNc6Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"8xfwrcQ91xZEfdyFbpGhi2uzWcBvTdhOKiJ1aE_Y80IvvfEj0roNCaW9pF7Y6uhMU2P8yCF-JiLVD0l_qAmzoA"}}},"title":"Repository search results"}