{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"openofdm","owner":"open-sdr","isFork":true,"description":"Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":89,"forksCount":180,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-06T08:00:33.102Z"}},{"type":"Public","name":"openwifi-hw","owner":"open-sdr","isFork":false,"description":"open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware","allTopics":["linux","zynq","xilinx","wi-fi","analog-devices","ieee80211","dma","software-defined-radio","ofdm","csma","ad9361","mac80211","fpga","hls","hardware","vhdl","rtl","verilog","sdr"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":7,"starsCount":639,"forksCount":219,"license":"GNU Affero General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-06T08:00:00.177Z"}}],"repositoryCount":2,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}