Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Some questions about clock tree #403

Open
frigo125 opened this issue Apr 25, 2024 · 0 comments
Open

Some questions about clock tree #403

frigo125 opened this issue Apr 25, 2024 · 0 comments

Comments

@frigo125
Copy link

  1. Could you send email to xianjun.jiao@ugent.be to introduce your self?
    Early
  2. Our image is used directly or you build your own image?
    I used our image
  3. What is your own modification?
    Clock tree
  4. Versions: OS, Vivado, openwifi/openwifi-hw repo branch and commit revision
    Ubuntu16,vivado 2018.3, the latest branch of openwifi
  5. Board/hardware type
    E310V2
  6. WiFi channel number
    01
  7. Steps to reproduce the issue, and the related error message, screenshot, etc

Hi, Dr Jiao,
I wanna know why does the clock of openwifi-ip come from 9361? actually, I can not use 9361's clock for openwifi becasue the reason of reset for dma, I use FCLK from PS side(100MHz) for openwifi IP. It's work. But when I change the BW from 20MHz to 5MHz, And the FCLK change to 25MHz(It's same frequency with the openwifi-ip's clk if i use the clk from 9361). The TX side is working, but in RX side, I can not receive any packet from another E310V2.
I change the BW by change the FIR file and the six parameters. Any things need to modify?

Thanks for your help.

Cordialement.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant